首页 >>> Motorola >>> SN54LS107A 数据手册 |
SN54LS107A 数据手册 ( 数据表 ) |
零件编号 | 产品描述 (功能) | 生产厂家 |
SN54LS107A | DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP | ![]() Motorola => Freescale |
Other PDF | not available. |
DOWNLOAD |
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP LOW POWER SCHOTTKY
The SN54/74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output changes are initiated by the HIGH-to-LOWtransition of the clock. A LOW signal on CD input overrides the other inputs and makes the Q output LOW. The SN54 /74LS107A is the same as the SN54/74LS73A but has corner power pins.
Page Links : 1 2 3 4 |
|
零件编号 | 产品描述 (功能) | 生产厂家 | |
HD74AC112 | Dual JK Negative Edge-Triggered Flip-Flop | 视图 | Hitachi -> Renesas Electronics |
DV74AC112 | Dual JK Negative Edge-Triggered Flip-Flop | 视图 | AVG Semiconductors=>HITEK |
74F113 | Dual JK Negative Edge-Triggered Flip-Flop | 视图 | Fairchild Semiconductor |
74F112 | Dual JK Negative Edge-Triggered Flip-Flop | 视图 | Fairchild Semiconductor |
74F114 | Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears | 视图 | Fairchild Semiconductor |
MC74AC109ML1 | Dual JK Positive Edge-Triggered Flip-Flop | 视图 | ON Semiconductor |
74HC73U | Dual JK flip-flop with reset; negative-edge trigger | 视图 | Philips Electronics |
74F109 | Dual JK Positive Edge-Triggered Flip-Flop | 视图 | Fairchild Semiconductor |
SN74LS109A | Dual JK Positive Edge-Triggered Flip-Flop | 视图 | ON Semiconductor |
74HC73 | Dual JK flip-flop with reset; negative-edge trigger | 视图 | NXP Semiconductors. |
All Rights Reserved© datasheetq.com 2015 - 2019 ] [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ] |