# 10-BIT, 40 MSPS, TTL OUTPUT A/D CONVERTER 

## FEATURES

- Monolithic 40 MSPS Converter
- On-Chip Track/Hold
- Bipolar $\pm 2.0$ V Analog Input
- 57 dB SNR @ 3.58 MHz Input
- Low Power (1.0 W Typical)
- 5 pF Input Capacitance
- TTL Outputs


## APPLICATIONS

- Medical Imaging
- Professional Video
- Radar Receivers
- Instrumentation
- Electronic Warfare
- Digital Communications
indicate overflow conditions. Output data format is straight binary. Power dissipation is very low at only 1.0 watt with power supply voltages of +5.0 and -5.2 volts. The SPT7824 also provides a wide input voltage swing of $\pm 2.0$ volts.

The SPT7824 is available in 28 -lead ceramic sidebrazed DIP, PDIP and SOIC packages over the commercial, industrial and military temperature ranges. Consult the factory for availability of die and /833 versions.

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur) ${ }^{1} 25^{\circ} \mathrm{C}$



| Input Voltages |  |
| :---: | :---: |
| Analog Input ......................................... $\mathrm{V}_{\mathrm{FB}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{FT}}$ |  |
| $\mathrm{V}_{\mathrm{FT}}, \mathrm{V}_{\mathrm{FB}}$ | +3.0 V, -3.0 V |
| Reference Lad | ....... 12 mA |
| CLK | ... V |

Note: 1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

## ELECTRICAL SPECIFICATIONS

$\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}-\mathrm{T}_{\mathrm{MAX}}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{DV} \mathrm{CC}=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}= \pm 2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SB}}=-2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{ST}}=+2.0 \mathrm{~V}$, f $\mathrm{CLK}=40 \mathrm{MHz}, 50 \%$ clock duty cycle, unless otherwise specified.


Typical thermal impedances (unsoldered, in free air): 28 L sidebrazed DIP: $\theta_{\mathrm{ja}}=50^{\circ} \mathrm{C} / \mathrm{W}, 28 \mathrm{~L}$ plastic DIP: $\theta_{\mathrm{ja}}=50^{\circ} \mathrm{C} / \mathrm{W}$,
28L SOIC: $\theta_{j a}=100^{\circ} \mathrm{C} / \mathrm{W}$.

## ELECTRICAL SPECIFICATIONS

$\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}-\mathrm{T}_{\mathrm{MAX}}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{DV}$ CC $=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}= \pm 2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SB}}=-2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{ST}}=+2.0 \mathrm{~V}$, f $\mathrm{CLK}=40 \mathrm{MHz}, 50 \%$ clock duty cycle unless otherwise specified.

| PARAMETERS | TEST CONDITIONS | $\begin{aligned} & \hline \text { TEST } \\ & \text { LEVEL } \end{aligned}$ | SPT7824A |  |  | SPT7824B |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Dynamic Performance |  |  |  |  |  |  |  |  |  |
| Signal-To-Noise Ratio |  |  |  |  |  |  |  |  |  |
| (without Harmonics)$\mathrm{f}_{\mathrm{I}}=1 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | I | 55 | 57 |  | 52 | 54 |  | dB |
|  | $\mathrm{T}_{\mathrm{A}}=0$ to $+70,-25$ to $+85^{\circ} \mathrm{C}$ | IV | 53 | 55 |  | 50 | 52 |  | dB |
| $\mathrm{f}_{\mathrm{I}} \mathrm{N}=3.58 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}^{*}$ | IV | 49 | 51 |  | 46 | 48 |  | dB |
|  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | I | 55 | 57 |  | 52 | 54 |  | dB |
| f / $\mathrm{N}=10.0 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=0$ to $70,-25$ to $+85^{\circ} \mathrm{C}$ | IV | 53 | 55 |  | 50 | 52 |  | dB |
|  | $\mathrm{T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}^{*}$ | IV | 49 | 51 |  | 46 | 48 |  | dB |
|  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 1 | 48 | 50 |  | 46 | 48 |  | dB |
|  | $\mathrm{T}_{\mathrm{A}}=0$ to $70,-25$ to $+85^{\circ} \mathrm{C}$ | IV | 45 | 47 |  | 43 | 45 |  | dB |
|  | $\mathrm{T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}^{*}$ | IV | 41 | 43 |  | 39 | 41 |  | dB |
| Harmonic Distortion $\mathrm{f}_{\mathrm{I}}=1 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | I | 54 | 56 |  | 52 | 54 |  | dB |
|  | $\mathrm{T}_{\mathrm{A}}=0$ to $70,-25$ to $+85^{\circ} \mathrm{C}$ | IV | 51 | 53 |  | 49 | 51 |  | dB |
| $\mathrm{f}_{\mathrm{I}} \mathrm{N}=3.58 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}^{*}$ | IV | 50 | 52 |  | 48 | 50 |  | dB |
|  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | I | 54 | 56 |  | 52 | 54 |  | dB |
| $\mathrm{f}_{\mathrm{I}} \mathrm{N}=10.0 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=0$ to $70,-25$ to $+85^{\circ} \mathrm{C}$ | IV | 51 | 53 |  | 49 | 51 |  | dB |
|  | $\mathrm{T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}^{*}$ | IV | 50 | 52 |  | 48 | 50 |  | dB |
|  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | I | 46 | 48 |  | 43 | 45 |  | dB |
|  | $\mathrm{T}_{\mathrm{A}}=0$ to $70,-25$ to $+85^{\circ} \mathrm{C}$ | IV | 45 | 47 |  | 41 | 44 |  | dB |
|  | $\mathrm{T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}^{*}$ | IV | 44 | 46 |  | 40 | 42 |  | dB |
| Signal-to-Noise and Distortion $\mathrm{f}_{\mathrm{IN}}=1 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 52 | 54 |  | 49 | 51 |  |  |
|  | $\mathrm{T}_{\mathrm{A}}=0 \text { to } 70,-25 \text { to }+85^{\circ} \mathrm{C}$ | IV | 49 |  |  | 46 |  |  | $\mathrm{dB}$ |
| $\mathrm{f}_{\mathrm{I}} \mathrm{N}=3.58 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}^{*}$ | IV | 48 |  |  | 45 |  |  | dB |
|  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | I | 52 | 54 |  | 49 | 51 |  | dB |
| $\mathrm{f}_{\mathrm{I}} \mathrm{N}=10.0 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=0$ to $70,-25$ to $+85^{\circ} \mathrm{C}$ | IV | 49 |  |  | 46 |  |  | dB |
|  | $\mathrm{T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}^{*}$ | IV | 48 |  |  | 45 |  |  | dB |
|  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | I | 44 | 46 |  | 41 | 43 |  | dB |
|  | $\mathrm{T}_{\mathrm{A}}=0$ to $70,-25$ to $+85^{\circ} \mathrm{C}$ | IV | 43 |  |  | 40 |  |  | dB |
|  | $\mathrm{T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}^{*}$ | IV | 40 |  |  | 37 |  |  | dB |
| Spurious Free Dynamic Range | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f} / \mathrm{N}=1 \mathrm{MHz}$ | V |  | 67 |  |  | 67 |  | dB |
| Differential Phase | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{IN}}=3.58 \& 4.35 \mathrm{MHz}$ | V |  | 0.2 |  |  | 0.2 |  | Degree |
| Differential Gain |  | V |  | 0.5 |  |  | 0.7 |  | \% |
| Digital Inputs | $\mathrm{f}_{\text {CLK }}=1 \mathrm{MHz}$ |  |  |  |  |  |  |  |  |
| Logic 1 Voltage |  | VI | 2.4 |  | 4.5 | 2.4 |  | 4.5 | V |
| Logic 0 Voltage |  | VI |  |  | 0.8 |  |  | 0.8 | V |
| Maximum Input Current Low | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 1 | 0 | +5 | +20 | 0 | +5 | +20 | $\mu \mathrm{A}$ |
| Maximum Input Current High | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | , | 0 | +5 | +20 | 0 | +5 | +20 | $\mu \mathrm{A}$ |
| Pulse Width Low (CLK) |  | IV | 10 |  |  | 10 |  |  | ns |
| Pulse Width High (CLK) |  | IV | 10 |  | 300 | 10 |  | 300 | ns |
| Digital Outputs Logic "1" Voltage Logic "0" Voltage | $\mathrm{f}_{\mathrm{CLK}}=1 \mathrm{MHz}$ |  |  |  |  |  |  |  |  |
|  |  | VI | 2.4 |  |  | 2.4 |  |  | V |
|  |  | VI |  |  | 0.6 |  |  | 0.6 | V |
| Power Supply Requirements |  |  |  |  |  |  |  |  |  |
| Voltages $\mathrm{V}_{\mathrm{CC}}$ |  | IV | 4.75 |  | 5.25 | 4.75 |  | 5.25 | V |
| DV ${ }_{\text {CC }}$ |  | IV | 4.75 | 5.0 | 5.25 | 4.75 | 5.0 | 5.25 | V |
| -VEE |  | IV | -4.95 | -5.2 | -5.45 | -4.95 | -5.2 | -5.45 | V |
| Currents ICC | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | , |  | 118 | 145 |  | 118 | 145 | mA |
| DICC | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | , |  | 40 | 55 |  | 40 | 55 | mA |
| -lee | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | I |  | 40 | 57 |  | 40 | 57 | mA |
| Power Dissipation | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | I |  | 1.0 | 1.3 |  | 1.0 | 1.3 | W |
| Power Supply Rejection | $+5 \mathrm{~V} \pm 0.25 \mathrm{~V},-5.2 \mathrm{~V} \pm 0.25 \mathrm{~V}$ | V |  | 1.0 |  |  | 1.0 |  | LSB |

*Temperature tested /883 only.

## TEST LEVEL CODES

All electrical characteristics are subject to the following conditions:

All parameters having min/max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank section in the data column indicates that the specification is not tested at the specified condition.

## TEST LEVEL

III QA sample tested only at the specified temperatures.

V Parameter is a typical value for information purposes only.
VI $\quad 100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Parameter is guaranteed over specified temperature range.

Figure 1A - Timing Diagram


Figure 1B - Single Event Clock


Table I - Timing Parameters

| PARAMETERS | DESCRIPTION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{d}$ | CLK to Data Valid Prop Delay | - | 14 | 18 | $n s$ |
| $t_{p w H}$ | CLK High Pulse Width | 10 | - | 300 | ns |
| $t_{p w L}$ | CLK Low Pulse Width | 10 | - | - | ns |

## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL INTERFACE CIRCUIT

The SPT7824 requires few external components to achieve the stated operation and performance. Figure 2 shows the typical interface requirements when using the SPT7824 in normal circuit operation. The following section provides a description of the pin functions and outlines critical performance criteria to consider for achieving the optimal device performance.

## POWER SUPPLIES AND GROUNDING

The SPT7824 requires -5.2 V and +5 V analog supply voltages. The +5 V supply is common to analog $\mathrm{V}_{\mathrm{CC}}$ and digital $D V_{C C}$. A ferrite bead in series with each supply line is intended to reduce the transient noise injected into the analog $\mathrm{V}_{\mathrm{CC}}$. These beads should be connected as closely as possible to the device. The connection between the beads and the SPT7824 should not be shared with any other device. Each power supply pin should be bypassed as closely as possible to the device. Use $0.1 \mu \mathrm{~F}$ for $\mathrm{V}_{\mathrm{EE}}$ and $\mathrm{V}_{\mathrm{CC}}$, and $0.01 \mu \mathrm{~F}$ for $\mathrm{DV}_{\mathrm{CC}}$ (chip caps are preferred).

AGND and DGND are the two grounds available on the SPT7824. These two internal grounds are isolated on the device. The use of ground planes is recommended to achieve optimum device performance. DGND is needed for the DVCc return path ( 40 mA typical) and for the return path for all digital output logic interfaces. AGND and DGND should be separated from each other and connected together only at the device through a ferrite bead.

A Schottky or hot carrier diode connected between AGND and $V_{E E}$ is required. The use of separate power supplies between $\mathrm{V}_{\mathrm{Cc}}$ and DV Cc is not recommended due to potential power supply sequencing latch-up conditions. Using the recommended interface circuit shown in figure 2 will provide optimum device performance for the SPT7824.

Figure 2 - Typical Interface Circuit


## Voltage reference

The SPT7824 requires the use of two voltage references: $\mathrm{V}_{\mathrm{FT}}$ and $\mathrm{V}_{\mathrm{FB}}$. $\mathrm{V}_{\mathrm{FT}}$ is the force for the top of the voltage reference ladder ( +2.5 V typ), $\mathrm{V}_{\mathrm{FB}}(-2.5 \mathrm{~V}$ typ) is the force for the bottom of the voltage reference ladder. Both voltages are applied across an internal reference ladder resistance of 800 ohms. The +2.5 V voltage source for reference $\mathrm{V}_{\mathrm{FT}}$ must be current limited to 20 mA maximum if a different driving circuit is used in place of the recommended reference circuit shown in figures 2 and 3 . In addition, there are three reference ladder taps ( $\mathrm{V}_{\mathrm{ST}}, \mathrm{V}_{\mathrm{RM}}$ and $\mathrm{V}_{\mathrm{SB}}$ ). $\mathrm{V}_{\text {ST }}$ is the sense for the top of the reference ladder ( +2.0 V ), $\mathrm{V}_{\mathrm{RM}}$ is the midpoint of the ladder ( 0.0 V typ ) and $\mathrm{V}_{\mathrm{SB}}$ is the sense for the bottom of the reference ladder ( -2.0 V ). The voltages seen at $\mathrm{V}_{\text {ST }}$ and $V_{S B}$ are the true full scale input voltages of the device when $\mathrm{V}_{\mathrm{FT}}$ and $\mathrm{V}_{\mathrm{FB}}$ are driven to the recommended voltages ( +2.5 V and -2.5 V typical respectively). These points should be used to monitor the actual full scale input voltage of the device and should not be driven to the expected ideal values as is commonly done with standard flash converters. When not being used, a decoupling capacitor of .01 uF (chip carrier preferred) connected to AGND from each tap is recommended to minimize high frequency noise injection.

Figure 3 - Analog Equivalent Input Circuit


An example of a reference driver circuit recommended is shown in figure 2 . IC1 is REF-03, the +2.5 V reference with a tolerance of $0.6 \%$ or $+/-0.015 \mathrm{~V}$. The potentiometer R1 is $10 \mathrm{k} \Omega$ and supports a minimum adjustable range of up to 150 mV . IC2 is recommended to be an OP-07 or equivalent device. R2 and R3 must be matched to within $0.1 \%$ with good TC tracking to maintain a 0.3 LSB matching between $\mathrm{V}_{\mathrm{FT}}$ and $V_{F B}$. If $0.1 \%$ matching is not met, then potentiometer R4 can be used to adjust the $V_{F B}$ voltage to the desired level. $V_{F T}$ and $\mathrm{V}_{\mathrm{FB}}$ should be adjusted such that $\mathrm{V}_{\mathrm{ST}}$ and $\mathrm{V}_{\mathrm{SB}}$ are exactly +2.0 V and -2.0 V respectively.

The analog input range will scale proportionally with respect to the reference voltage if a different input range is required. The maximum scaling factor for device operation is $\pm 20 \%$ of the recommended reference voltages of $\mathrm{V}_{\mathrm{FT}}$ and $\mathrm{V}_{\mathrm{FB}}$. How-
ever, because the device is laser trimmed to optimize performance with $\pm 2.5 \mathrm{~V}$ references, the accuracy of the device will degrade if operated beyond $\mathrm{a} \pm 2 \%$ range.

The following errors are defined:

+ FS error $=$ top of ladder offset voltage $=\Delta\left(+\right.$ FS $-\mathrm{V}_{\text {ST }}+1$ LSB $)$ - FS error $=$ bottom of ladder offset voltage $=\Delta(-$ FS-VSB-1 LSB $)$ where the +FS (full scale) input voltage is defined as the output transition between 1-10 and 1-11 and the -FS input voltage is defined as the output transition between 0-00 and 0-01.


## ANALOG INPUT

$V_{\text {IN }}$ is the analog input. The full scale input range will be $80 \%$ of the reference voltage or $\pm 2 \mathrm{~V}$ with $\mathrm{V}_{\mathrm{FB}}=-2.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{FT}}=+2.5 \mathrm{~V}$.

The drive requirements for the analog inputs are minimal when compared to conventional Flash converters due to the SPT7824's extremely low input capacitance of only 5 pF and very high input resistance of $300 \mathrm{k} \Omega$. For example, for an input signal of $\pm 2 \mathrm{~V}$ p-p with an input frequency of 10 MHz , the peak output current required for the driving circuit is only $628 \mu \mathrm{~A}$.

## CLOCK INPUT

The SPT7824 is driven from a single-ended TTL input (CLK). The CLK pulse width (tpwH) must be kept between 10 ns and 300 ns to ensure proper operation of the internal track-andhold amplifier. (See timing diagram.) When operating the SPT7824 at sampling rates above 3 MSPS, it is recommended that the clock input duty cycle be kept at $50 \%$ to optimize performance. (See figure 4.) The analog input signal is latched on the rising edge of the CLK.

The clock input must be driven from fast TTL logic ( $\mathrm{V}_{\mathrm{IH}} \leq 4.5 \mathrm{~V}$, TRISE <6 ns). In the event the clock is driven from a high current source, use a $100 \Omega$ resistor in series to current limit to approximately 45 mA .

Figure 4 - SNR vs Clock Duty Cycle


## DIGITAL OUTPUTS

The format of the output data (D0-D9) is straight binary. (See table II.) The outputs are latched on the rising edge of CLK with a propagation delay of 14 ns (typ). There is a one clock cycle latency between CLK and the valid output data. (See timing diagram.)

Table II - Output Data Information

| ANALOG INPUT | OVERRANGE <br> D10 | OUTPUT CODE <br> D9-DO |  |
| :--- | :---: | :---: | :---: |
| $>+2.0 \mathrm{~V}+1 / 2 \mathrm{LSB}$ | 1 | 11 | 1111 | 1111.

( $\varnothing$ indicates the flickering bit between logic 0 and 1).
The rise times and fall times of the digital outputs are not symmetrical. The propagation delay of the rise time is typically 14 ns and the fall time is typically 6 ns . (See figure 5.) The nonsymmetrical rise and fall times create approximately 8 ns of invalid data.

## OVERRANGE OUTPUT

The OVERRANGE OUTPUT (D10) is an indication that the analog input signal has exceeded the positive full scale input voltage by 1 LSB. When this condition occurs, D 10 will switch to logic 1. All other data outputs (D0 to D9) will remain at logic 1 as long as D10 remains at logic 1. This feature makes it possible to include the SPT7824 into higher resolution systems.

## EVALUATION BOARD

The EB7824 Evaluation Board is available to aid designers in demonstrating the full performance of the SPT7824. This board includes a reference circuit, clock driver circuit, output data latches and an on-board reconstruction of the digital data. An application note describing the operation of this board as well as information on the testing of the SPT7824 is also available. Contact the factory for price and availability.

Figure 5 - Digital Output Characteristics


## PACKAGE OUTLINES

## 28-Lead Sidebrazed



28-Lead Plastic DIP


| SYMBOL | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | ---: |
|  | MIN | MAX | MIN | MAX |
| A |  | 0.200 |  | 5.08 |
| B | 0.120 | 0.135 | 3.05 | 3.43 |
| C |  | 0.020 |  | 0.51 |
| D |  | 0.100 |  | 2.54 |
| E |  | 0.067 |  | 1.70 |
| F |  | 0.013 |  | 0.33 |
| G | 0.170 | 0.180 | 4.32 | 4.57 |
| H |  | 0.622 |  | 15.80 |
| I |  | 0.555 |  | 14.10 |
| J |  | 1.460 |  | 37.08 |
| K |  | 0.085 |  | 2.16 |



## PACKAGE OUTLINES

## 28-Lead SOIC



| SYMBOL | INCHES |  | MILLIMETERS |  |
| :---: | :---: | ---: | ---: | ---: |
|  | MIN | MAX | MIN | MAX |
| A | 0.696 | 0.712 | 17.68 | 18.08 |
| B | 0.004 | 0.012 | 0.10 | 0.30 |
| C |  | .050 typ | 0.00 | 1.27 |
| D | 0.014 | 0.019 | 0.36 | 0.48 |
| E | 0.009 | 0.012 | 0.23 | 0.30 |
| F | 0.080 | 0.100 | 2.03 | 2.54 |
| G | 0.016 | 0.050 | 0.41 | 1.27 |
| H | 0.394 | 0.419 | 10.01 | 10.64 |
| I | 0.291 | 0.299 | 7.39 | 7.59 |



## PIN FUNCTIONS



| Name | Function |
| :--- | :--- |
| DGND | Digital Ground |
| D0-D9 | TTL Outputs (D0=LSB) |
| D10 | TTL Output Overrange |
| CLK | Clock |
| V $_{\text {EE }}$ | -5.2 V Supply (Analog) |
| AGND | Analog Ground |
| V $_{\text {CC }}$ | +5.0 V Supply (Analog) |
| VIN | Analog Input |
| DV | Digital +5.0 V Supply |
| V $_{\text {RM }}$ | Middle of Voltage Reference Ladder |
| V $_{\text {FT }}$ | Force for Top of Reference Ladder |
| V $_{\text {ST }}$ | Sense for Top of Reference Ladder |
| V $_{\text {FB }}$ | Force for Bottom of Reference Ladder |
| V $_{\text {SB }}$ | Sense for Bottom of Reference Ladder |

## ORDERING INFORMATION

PART NUMBER
TEMPERATURE RANGE
PACKAGE TYPE

| SPT7824AIJ | -25 to $+85^{\circ} \mathrm{C}$ | 28 L Sidebrazed DIP |
| :--- | :--- | :--- |
| SPT7824BIJ | -25 to $+85^{\circ} \mathrm{C}$ | 28 L Sidebrazed DIP |
| SPT7824ACN | 0 to $+70^{\circ} \mathrm{C}$ | 28 L Plastic DIP |
| SPT7824BCN | 0 to $+70^{\circ} \mathrm{C}$ | 28 L Plastic DIP |
| SPT7824ACS | 0 to $+70^{\circ} \mathrm{C}$ | 28 L SOIC |
| SPT7824BCS | 0 to $+70^{\circ} \mathrm{C}$ | 28 L SOIC |
| SPT7824AMJ | -55 to $+125^{\circ} \mathrm{C}$ | 28 L Sidebrazed DIP |
| SPT7824BMJ | -55 to $+125^{\circ} \mathrm{C}$ | 28 L Sidebrazed DIP |

[^0]
[^0]:    For additional information regarding our products, please visit CADEKA at: cadeka.com
    CADEKA Headquarters Loveland, Colorado
    T: 970.663.5452
    T: 877.663.5452 (toll free)
    CADEKA, the CADEKA logo design, COMLINEAR and the COMLINEAR logo design are trademarks or registered trademarks of CADEKA Microcircuits LLC. All other brand and product names may be trademarks of their respective companies.
    CADEKA reserves the right to make changes to any products and services herein at any time without notice. CADEKA does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by CADEKA; nor does the purchase, lease, or use of a product or service from CADEKA convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of CADEKA or of third parties.
    Copyright © 2007-2008 by CADEKA Microcircuits LLC. All rights reserved.

