# **5.0 V Micropower 150 mA** LDO Linear Regulator with DELAY, Adjustable RESET, and Monitor FLAG

The NCV8512 is a 5.0 V precision micropower voltage regulator. The output current capability is 150 mA.

The output voltage is accurate within  $\pm 2.0\%$  with a maximum dropout voltage of 0.6 V at 150 mA. Low quiescent current is a feature drawing only 130  $\mu$ A with a 100  $\mu$ A load. This part is ideal for any and all battery operated microprocessor equipment.

Microprocessor control logic includes an active  $\overline{\text{RESET}}$  (with DELAY), and a FLAG monitor which can be used to provide an early warning signal to the microprocessor of a potential impending  $\overline{\text{RESET}}$  signal. The use of the FLAG monitor allows the microprocessor to finish any signal processing before the  $\overline{\text{RESET}}$  shuts the microprocessor down.

The active  $\overline{\text{RESET}}$  circuit operates correctly at an output voltage as low as 1.0 V. The  $\overline{\text{RESET}}$  function is activated during the power up sequence or during normal operation if the output voltage drops outside the regulation limits.

The reset threshold voltage can be decreased by the connection of an external resistor divider to  $R_{ADJ}$  lead.

The regulator is protected against reverse battery, short circuit, and thermal overload conditions. The device can withstand load dump transients making it suitable for use in automotive environments. The device has also been optimized for EMC conditions.


### Features

- 5.0 V ± 2.0% Output
- Low 130 µA Quiescent Current
- Active **RESET**
- Adjustable Reset
- 150 mA Output Current Capability
- Fault Protection
  - +60 V Peak Transient Voltage
  - -15 V Reverse Voltage
  - Short Circuit
  - Thermal Overload
- Early Warning through FLAG/MON Leads
- Thermally Enhanced in SOW-16 Exposed Pad
- NCV Prefix for Automotive and Other Applications Requiring Site and Control Changes



### **ON Semiconductor®**

http://onsemi.com



- YY = Year
- WW = Work Week
- G = Pb-Free Device


#### **PIN CONNECTIONS\***

| NC II VOUT II | 16<br>FLAG<br>RESET<br>NC<br>GND<br>NC<br>NC<br>NC<br>DELAY<br>Radia |
|---|--|
| MON 📼   | 🖽 R <sub>ADJ</sub>   |

\*Pin connections for reference only.

### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.



| Figure | 1. Application | Diagram |
|--------|----------------|---------|
|--------|----------------|---------|

#### MAXIMUM RATINGS<sup>†</sup>

| Rating   |  | Value       | Unit |
|--|--|-------------|------|
| V <sub>IN</sub> (DC)   |  | -15 to 45   | V    |
| Peak Transient Voltage (46 V Load Dump @ V <sub>IN</sub> = 14 V). Voltage  | ge with respect to ground.                   | 60          | V    |
| Operating Voltage  |  | 45          | V    |
| V <sub>OUT</sub> (DC)  |  | 16          | V    |
| Voltage Range (RESET, FLAG)  |  | -0.3 to 10  | V    |
| Input Voltage Range (MON)  |  | -0.3 to 10  | V    |
| V <sub>DELAY</sub>   |  | -0.3 to 4.0 | V    |
| V <sub>RADJ</sub>  |  | -0.3 to 10  | V    |
| ESD Susceptibility (Human Body Model)  |  | 2.0         | kV   |
| Junction Temperature, T <sub>J</sub>   |  | -40 to +150 | °C   |
| Storage Temperature, T <sub>S</sub>  |  | -55 to 150  | °C   |
| Package Thermal Resistance, SOW–16 E Pad:<br>Junction–to–Case, R <sub>θJC</sub><br>Junction–to–Ambient, R <sub>θJA</sub> |  | 16<br>57    | °C/W |
| Lead Temperature Soldering: Re   | eflow: (SMD styles only) (Notes 1, 2. and 3) | 265 peak    | °C   |
| Moisture Sensitivity Level at 260°C  |  | 1           |      |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

†During the voltage range which exceeds the maximum tested voltage of V<sub>IN</sub>, operation is assured, but not specified. Wider limits may apply. Thermal dissipation must be observed closely. 1. 60 second maximum above 217°C.

2.  $-5^{\circ}C/+0^{\circ}C$  allowable conditions.

3. Per IPC/JEDEC J-STD-020C.

| Characteristic   | Test Conditions  |              | Тур              | Max  | Unit           |
|--|--|--------------|------------------|--|----------------|
| OUTPUT STAGE   | •  |              |                  |  |                |
| Output Voltage   | 9.0 V < V <sub>IN</sub> < 16 V, 100 $\mu$ A $\leq$ I <sub>OUT</sub> $\leq$ 150 mA 6.0 V < V <sub>IN</sub> < 26 V, 100 $\mu$ A $\leq$ I <sub>OUT</sub> $\leq$ 150 mA  |              | 5.0<br>5.0       | 5.10<br>5.15                                 | V<br>V         |
| Dropout Voltage (V <sub>IN</sub> – V <sub>OUT</sub> )                | I <sub>OUT</sub> = 150 mA<br>I <sub>OUT</sub> = 1.0 mA   | -            | 400<br>100       | 600<br>150                                   | mV<br>mV       |
| Load Regulation  | $V_{IN}$ = 14 V, 5.0 mA $\leq I_{OUT} \leq$ 150 mA   | -30          | 5.0              | 30   | mV             |
| Line Regulation  | [V <sub>OUT</sub> (typ) + 1.0] < V <sub>IN</sub> < 26 V, I <sub>OUT</sub> = 1.0 mA   | _            | 15               | 60   | mV             |
| Quiescent Current, (I <sub>Q</sub> )<br>Active Mode                  | $      I_{OUT} = 100 \ \mu\text{A}, \ V_{\text{IN}} = 12 \ \text{V}, \ \text{Delay} = 3.0 \ \text{V}, \ \text{MON} = 3.0 \ \text{V} \\      I_{OUT} = 75 \ \text{mA}, \ V_{\text{IN}} = 14 \ \text{V}, \ \text{Delay} = 3.0 \ \text{V}, \ \text{MON} = 3.0 \ \text{V} \\      I_{OUT} \le 150 \ \text{mA}, \ V_{\text{IN}} = 14 \ \text{V}, \ \text{Delay} = 3.0 \ \text{V}, \ \text{MON} = 3.0 \ \text{V} $ | -<br>-<br>-  | 130<br>4.0<br>12 | 200<br>6.0<br>19                             | μA<br>mA<br>mA |
| Current Limit  | -  | 151          | 300              | -  | mA             |
| Short Circuit Output Current   | V <sub>OUT</sub> = 0 V   | 40           | 190              | -  | mA             |
| Thermal Shutdown   | (Guaranteed by Design)   | 150          | 180              | -  | °C             |
| RESET FUNCTION (RESET)   |  |              |                  |  |                |
| RESET Threshold<br>HIGH (V <sub>RH</sub> )<br>LOW (V <sub>RL</sub> ) | V <sub>OUT</sub> Increasing<br>V <sub>OUT</sub> Decreasing   | 4.55<br>4.50 | 4.70<br>4.60     | $0.98 	imes V_{OUT}$<br>$0.97 	imes V_{OUT}$ | V<br>V         |
| Output Voltage<br>Low (V <sub>RLO</sub> )                            | $1.0 \text{ V} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{RL}}, \text{R}_{\overline{\text{RESET}}} = 10 \text{ k}$  | -            | 0.1              | 0.4  | v              |
| Delay Switching Threshold (V <sub>DT</sub> )                         | _  | 1.4          | 1.8              | 2.2  | V              |
| Lower Delay Switching Threshold $(V_{LD})$                           | _  | 0.3          | 0.45             | 0.6  | V              |
| Reset Delay Low Voltage  | V <sub>OUT</sub> < RESET Threshold Low(min)  | -            | -                | 0.1  | V              |
| Delay Charge Current   | $DELAY = 1.0 V, V_{OUT} > V_{RH}$  | 6.0          | 9.0              | 15   | μA             |
| Delay Discharge Current  | DELAY = 1.0 V, V <sub>OUT</sub> = 1.5 V  | 5.0          | _                | -  | mA             |
| Reset Adjust Switching Voltage $(V_{R(ADJ)})$                        | _  | 1.23         | 1.31             | 1.39   | V              |
| FLAG/MONITOR   |  |              |                  |  |                |
| Monitor Threshold  | Increasing and Decreasing  | 1.10         | 1.20             | 1.31   | V              |
| Hysteresis   | -  | 20           | 50               | 100  | mV             |
| Input Current  | MON = 2.0 V  | -0.5         | 0.1              | 0.5  | μA             |
|  |  |              |                  | 1  |                |

\_

0.1

0.4

V

MON = 0 V,  $I_{FLAG}$  = 1.0 mA

Output Saturation Voltage

### PACKAGE PIN DESCRIPTION

| Package Pin Number |                  |   |  |
|--------------------|------------------|---|--|
| SOW-16 Exposed Pad | Pin Symbol       | Function  |  |
| 1, 3–6, 11, 12, 14 | NC               | No connection.  |  |
| 2                  | V <sub>OUT</sub> | ±2.0%, 150 mA output.   |  |
| 7                  | V <sub>IN</sub>  | Input Voltage.  |  |
| 8                  | MON              | Monitor. Input for early warning comparator. If not needed connect to $V_{\mbox{OUT.}}$ |  |
| 9                  | R <sub>ADJ</sub> | Reset Adjust. If not needed connect to ground.  |  |
| 10                 | DELAY            | Timing capacitor for RESET function.  |  |
| 13                 | GND              | Ground. All GND leads must be connected to Ground                                       |  |
| 15                 | RESET            | Active reset (accurate to $V_{OUT} \ge 1.0 \text{ V}$ ).                                |  |
| 16                 | FLAG             | Open collector output from early warning comparator.                                    |  |

### **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 2. Output Voltage vs. Temperature







Figure 3. Quiescent Current vs. Output Current













### **TYPICAL PERFORMANCE CHARACTERISTICS**












Figure 10. Block Diagram




Figure 11. Reset and Delay Circuit Wave Forms

#### **REGULATOR CONTROL FUNCTIONS**

The NCV8512 contains a microprocessor-compatible control function  $\overline{\text{RESET}}$  (Figure 11).

#### **RESET** Function

A RESET signal (low voltage) is generated as the IC powers up. After  $V_{OUT}$  increases above the RESET threshold, the DELAY timer is started. When the DELAY timer passes 1.8 V, the RESET signal goes high. A discharge of the DELAY timer is started when  $V_{OUT}$  drops and stays below the RESET threshold. When the DELAY timer level drops below 0.45 V, the RESET signal is brought low.

The  $\overline{\text{RESET}}$  output is an open collector NPN transistor, controlled by a low voltage detection circuit. The circuit is functionally independent of the rest of the IC thereby guaranteeing that the  $\overline{\text{RESET}}$  signal is valid for V<sub>OUT</sub> as low as 1.0 V.

#### **Adjustable Reset Function**

The reset threshold VRL can be decreased from a typical value of 4.65 V to as low as 3.5 V by using an external voltage divider connected from  $V_{OUT}$  to the pin  $R_{ADJ}$  as displayed in Figure 12. The resistor divider keeps the voltage above the  $V_{RADJ.TH}$  (typical 1.31 V) and overrides the internal threshold detector. Adjust the voltage divider according to the following relationship:

$$V \text{THRES} = V \text{RADJ.TH} \times \frac{\text{RADJ1} + \text{RADJ2}}{\text{RADJ2}}$$
(2)

Where;

V<sub>THRES</sub> is the desired output threshold voltage that starts the time delay for Power on Reset Delay.

 $V_{RADJ.TH}$  is the default threshold voltage of 1.31 V typ.  $R_{ADJ1}$  is the resistor connected from the 5 V output to the  $R_{ADJ}$  pin.

 $R_{ADJ2}$  is the resistor connected from the  $R_{ADJ}$  pin to ground.

If the reset adjust option is not needed, the  $R_{ADJ}$  pin should be connected to GND causing the reset threshold to go to its default value (4.65 V typical).

As an example, select resistors to give a threshold voltage of 4.0 V. This will allow the delay timer to start when the output crosses the 4.0 V level.

 $\dot{V}_{THRES}$  = 4.0 V = 1.31 V x (R<sub>ADJ1</sub> + R<sub>ADJ2</sub>) / R<sub>ADJ2</sub> Let R<sub>ADJ2</sub> be 100 k $\Omega$  for low current consumption.

 $R_{ADJ1} = 2.05 \text{ x } 100 \text{ k} = 205 \text{ k}\Omega$ 

With 5 V on the output, the voltage on the  $R_{ADJ}$  pin will be 1.64 V.




Figure 12. Adjustable RESET

#### **DELAY Function**

The reset delay circuit provides a delay (programmable by external capacitor) on the  $\overline{\text{RESET}}$  output lead.

The DELAY lead provides source current (typically  $9 \mu A$ ) to the external DELAY capacitor at the following times:

1. During Power Up (once the regulation threshold has been exceeded).

 After a reset event has occurred and the device is back in regulation. The DELAY capacitor is discharged when the regulation (RESET threshold) has been violated. When the DELAY capacitor discharges to 0.45 V, the RESET signal pulls low.

#### **FLAG/Monitor Function**

An on-chip comparator is available to provide an early warning to the microprocessor of a possible reset signal. The reset signal typically turns the microprocessor off instantaneously. This can cause unpredictable results with the microprocessor. The signal received from the FLAG pin will allow the microprocessor time to complete its present task before shutting down. This function is performed by a comparator referenced to the bandgap voltage. The actual

# FLAG MONITOR

Figure 14 shows the FLAG Monitor waveforms taken from the circuit depicted in Figure 13. As the output voltage falls ( $V_{OUT}$ ), the Monitor threshold is crossed. This causes the voltage on the FLAG output to go low sending a warning signal to the microprocessor that a RESET signal may occur in a short period of time. T<sub>WARNING</sub> is the time the microprocessor has to complete the function it is currently working on and get ready for the RESET shutdown signal.




Figure 14. FLAG Monitor Circuit Waveform

#### SETTING THE DELAY TIME

The delay time is controlled by the Reset Delay Low Voltage, Delay Switching Threshold, and the Delay Charge Current. The delay follows the equation:

 $t_{DELAY} = \frac{[C_{DELAY}(V_{DT} - \text{Reset Delay Low Voltage})]}{\text{Delay Charge Current}}$ 

Example:

Using  $C_{DELAY} = 33 \text{ nF.}$ 

Use the typical value for Delay Low Voltage = 0.04 V.

trip point can be programmed externally using a resistor divider to the input monitor (MON) (Figure 13). The typical threshold is 1.20 V on the MON Pin.




Figure 13. FLAG/Monitor Function

#### **APPLICATION NOTES**

Use the typical value for  $V_{DT} = 1.8$  V. Use the typical value for Delay Charge Current = 9.0  $\mu$ A.


$$t_{\text{DELAY}} = \frac{[33 \text{ nF}(1.8 - 0.04 \text{ V})]}{9.0 \,\mu\text{A}} = 6.45 \text{ ms}$$

#### STABILITY CONSIDERATIONS

The output or compensation capacitor helps determine three main characteristics of a linear regulator: startup delay, load transient response and loop stability.

The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instability. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures ( $-25^{\circ}$ C to  $-40^{\circ}$ C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturer's data sheet usually provides this information.

The value for the output capacitor  $C_{OUT}$  shown in Figure 15 should work for most applications, but is not necessarily the optimized solution.



\*C<sub>IN</sub> required if regulator is located far from the power supply filter. \*\*C<sub>OUT</sub> required for stability. Capacitor must operate at minimum temperature expected.

#### Figure 15. Test and Application Circuit Showing Output Compensation

### CALCULATING POWER DISSIPATION IN A SINGLE OUTPUT LINEAR REGULATOR

The maximum power dissipation for a single output regulator (Figure 16) is:

$$PD(max) = [VIN(max) - VOUT(min)]^{I}OUT(max)$$
(1)  
+ VIN(max)^{I}Q

where:

V<sub>IN(max)</sub> is the maximum input voltage,

V<sub>OUT(min)</sub> is the minimum output voltage,

 $I_{OUT(max)}$  is the maximum output current for the application, and

 $I_Q$  is the quiescent current the regulator consumes at  $I_{OUT(max)}$ .

Once the value of  $P_{D(max)}$  is known, the maximum permissible value of  $R_{\theta JA}$  can be calculated:

$$R_{\theta}JA = \frac{150^{\circ}C - T_A}{P_D}$$
(2)

The value of  $R_{\theta JA}$  can then be compared with those in the package section of the data sheet. Those packages with  $R_{\theta JA}$ 's less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.




Figure 16. Single Output Regulator with Key Performance Parameters Labeled

#### **HEATSINKS**

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of  $R_{\text{HIA}}$ :

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA}$$
(3)

where:

 $R_{\theta JC}$  = the junction-to-case thermal resistance,

 $R_{\theta CS}$  = the case-to-heatsink thermal resistance, and

 $R_{\theta SA}$  = the heatsink-to-ambient thermal resistance.

 $R_{\theta JC}$  appears in the package section of the data sheet. Like  $R_{\theta JA}$ , it too is a function of package type.  $R_{\theta CS}$  and  $R_{\theta SA}$  are functions of the package type, heatsink and the interface between them. These values appear in heatsink data sheets of heat sink manufacturers.


Further mounting and cooling information is available in the application note, AN1040/D, "Mounting Considerations for Power Semiconductors" located in the ON Semiconductor web site.

#### **ORDERING INFORMATION**

| Device         | Output Voltage | Package                   | Shipping <sup>†</sup> |
|----------------|----------------|---------------------------|-----------------------|
| NCV8512PW50G   | 5.0 V          | SOW–16 E Pad<br>(Pb–Free) | 47 Units / Rail       |
| NCV8512PW50R2G | 5.0 V          |                           | 1000 / Tape & Reel    |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

SMART REGULATOR is a registered trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application is unich the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use personal and such apglication the design or manufacture of the part. SCILLC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative