SN74LS290

DECADE COUNTER; 4-BIT BINARY COUNTER

The SN54/74LS290 and SN54/74LS293 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS290) or divide-by-eight (LS293) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to $\overline{\text{CP}}$)to form BCD, Bi-quinary, or Modulo-16 counters. Both of the counters have a 2-input gated Master Reset (Clear), and the LS290 also has a 2-input gated Master Set (Preset 9).

- Corner Power Pin Versions of the LS90 and LS93
- Low Power Consumption . . . Typically 45 mW
- High Count Rates . . . Typically 42 MHz
- Choice of Counting Modes . . . BCD, Bi-Quinary, Binary
- Input Clamp Diodes Limit High Speed Termination Effects

CONNECTION DIAGRAM DIP (TOP VIEW) ${\sf Q}_0$ ${\sf Q}_3$ MR MR CP₁ $\overline{\mathsf{CP}}_0$ V_{CC} 14 8 13 12 11 10 9 LS290 5 7 1 2 3 4 6 MS MS Q၁ NC GND CP₁ CP₀ V_{CC} MR MR 10 8 14 9 12 11 LS293



ON Semiconductor®

http://onsemi.com

DECADE COUNTER; 4-BIT BINARY COUNTER

LOW POWER SCHOTTKY



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

SN54LSXXXJ Ceramic SN74LSXXXN Plastic SN74LSXXXD SOIC

LOADING (Note a)

PIN NAMES

		HIGH	LOW
CP₀	Clock (Active LOW going edge) Input to ÷2 Section.	0.05 U.L.	1.5 U.L.
CP1	Clock (Active LOW going edge) Input to ÷5 Section (LS290).	0.05 U.L.	2.0 U.L.
CP1	Clock (Active LOW going edge) Input to ÷8 Section (LS293).	0.05 U.L.	1.0 U.L.
MR1, MR2	Master Reset (Clear) Inputs	0.5 U.L.	0.25 U.L.
MS1, MS2	Master Set (Preset-9, LS290) Inputs	0.5 U.L.	0.25 U.L.
Q0	Output from ÷2 Section (Notes b & c)	10 U.L.	5 (2.5) U.L.
Q1, Q2, Q3	Outputs from ÷5 & ÷8 Sections (Note b)	10 U.L.	5 (2.5) U.L.

NOTES

a) 1 TTL Unit Load (U.L.) = $40 \mu A HIGH/1.6 mA LOW$.

GND

- b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
- c) The Q_0 Outputs are guaranteed to drive the full fan-out plus the \overline{CP}_1 Input of the device.


The Flatpak version

NC


NC


NC

LOGIC SYMBOL



LOGIC DIAGRAMS





FUNCTIONAL DESCRIPTION

The LS290 and LS293 are 4-bit ripple type Decade, and 4-Bit Binary counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS290) or divide-by-eight (LS293) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The $\rm Q_0$ output of each device is designed and specified to drive the rated fan-out plus the $\overline{\rm CP}_1$ input of the device

A gated AND asynchronous Master Reset ($MR_1 \cdot MR_2$) is provided on both counters which overrides the clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set ($MS_1 \cdot MS_2$) is provided on the LS290 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes:

LS290

A. BCD Decade (8421) Counter — the \overline{CP}_1 input must be externally connected to the Q_0 output. The \overline{CP}_0 input

- receives the incoming count and a BCD count sequence is produced.
- B. Symmetrical Bi-quinary Divide-By-Ten Counter The Q_3 output must be externally connected to the \overline{CP}_0 input. The input count is then applied to the \overline{CP}_1 input and a divide-by-ten square wave is obtained at output Q_0 .
- C. Divide-By-Two and Divide-By-Five Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function $(\overline{CP}_0$ as the input and Q_0 as the output). The \overline{CP}_1 input is used to obtain binary divide-by-five operation at the Q_3 output.

LS293

- A. 4-Bit Ripple Counter The output Q_0 must be externally connected to input \overline{CP}_1 . The input count pulses are applied to input \overline{CP}_0 . Simultaneous division of 2, 4, 8, and 16 are performed at the Q_0 , Q_1 , Q_2 , and Q_3 outputs as shown in the truth table.

LS290 MODE SELECTION

R	ESET/SI	ET INPUT	S			OUT	PUTS	
MR ₁	MR ₂	MS ₁	MS ₂	_	Q_0	Q ₁	Q ₂	Q ₃
Н	Н	L	X		L	~L/	L	Ļ
Н	Н	X	L			L	L	1
Х	X	Н	Н		Н	L	L	H
L	X	L	X			Co	unt	
Х	L	X	L			Co	unt	
L	X	X				Co	unt	
Х	L	L	X			Co	unt	YX

LS290

BCD COUNT SEQUENCE

ii olgoli									
COLINIT		OUTPUT							
COUNT	Q_0	Q ₁	Q_2	Q_3					
0	L	L	L	L					
1	Н	L	L	L					
2	L	Н	L	L					
3	Н	Н	L	L					
4	L	L	Н	L					
5	Н	L	Н	L					
6	L	Н	Н	L					
7	Н	Н	Н	L					
8	L	L	L	Н					
9	Н	L	L	Н					

NOTE: Output Q₀ is connected to Input CP₁ for BCD count.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

SN74LS290

LS293 MODE SELECTION

RESET	INPUTS		OUTPUTS						
MR ₁	MR ₂	Q_0	Q ₁	Q_2	Q ₃				
Н	Н	L	L	L	L				
L	Н		Count						
Н	L	Count							
L	L		C	ount					

TRUTH TABLE

COUNT		Ol	JTPUT	
COON	Q_0	Q ₁	Q_2	Q ₃
0	L	L	L	L
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	Н	L	Н	L
6	L	Н	Н	L
7	Н	Н	Н	L
8	L	L	L	Н
9	Н	L	L	Н
10	L	Н	L	Н
11	Н	Н	L	Н
12	L	L	Н	Н
13	Н	L	Н	Н
14	L	н н		Н
15	Н	Н	Н	Н

Note: Output Q₀ connected to input CP₁.

GUARANTEED OPERATING RANGES

Symbol	Parameter	[∨] O.	Min	Тур	Max	Unit
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA
	PIERSEPRESE					

SN74LS290

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				Limits					
Symbol	Parameter		Min	Тур	Max	Unit	Test Conditions		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
V	Innut I OW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for		
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA		
V	Output HICH Voltage	54	2.5	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH}		
V _{OH}	Output HIGH Voltage	74	2.7	3.5		V	or V _{IL} per Truth Table		
	0 1 11 0 14 14 15	54, 74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN},$		
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	$V_{IN} = V_{IL}$ or V_{IH} per Truth Table		
ı	land till Old Old on				20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V		
I _{IH}	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V		
I _{IL}	Input LOW Current MS, MR CP ₀ CP ₁ (LS290) CP ₁ (LS293)			<	-0.4 -2.4 -3.2 -1.6	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$		
I _{OS}	Short Circuit Current (Note	1)	-20		-100	mA	V _{CC} = MAX		
I _{CC}	Power Supply Current				15	mA	V _{CC} = MAX		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T_A = 25°C, V_{CC} = 5.0 V, C_L = 15 pF)

		Limits						
		LS290		LS293				
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Unit
f _{MAX}	CP₀ Input Clock Frequency	32			32			MHz
f _{MAX}	CP₁ Input Clock Frequency	16			16			MHz
t _{PLH} t _{PHL}	Propagation Delay, CP ₀ Input to Q ₀ Output		10 12	16 18		10 12	16 18	ns
t _{PLH} t _{PHL}	CP₀ Input to Q₃ Output		32 34	48 50		46 46	70 70	ns
t _{PLH} t _{PHL}	CP₁ Input to Q₁ Output		10 14	16 21		10 14	16 21	ns
t _{PLH} t _{PHL}	CP₁ Input to Q₂ Output		21 23	32 35		21 23	32 35	ns
t _{PLH} t _{PHL}	CP₁ Input to Q₃ Output		21 23	32 35		34 34	51 51	ns
t _{PHL}	MS Input to Q ₀ and Q ₃ Outputs		20	30				ns
t _{PHL}	MS Input to Q ₁ and Q ₂ Outputs		26	40			.10	ns
t _{PHL}	MR Input to Any Output		26	40		26	40	ns

AC SETUP REQUIREMENTS (T_A = 25°C, V_{CC} = 5.0 V)

	Limits					
		LS	290	LS:	293	
Symbol	Parameter	Min	Max	Min	Max	Unit
t _W	CP ₀ Pulse Width	15		15		ns
t _W	CP ₁ Pulse Width	30		30		ns
t _W	MS Pulse Width	15				ns
t _W	MR Pulse Width	15		15		ns
t _{rec}	Recovery Time MR to CP	25		25		ns

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition form HIGH-to-LOW in order to recognize and transfer HIGH data to the Q outputs.

AC WAVEFORMS






Figure 1

 * The number of Clock Pulses required between the t_{PHL} and t_{PLH} measurements can be determined from the appropriate Truth Tables.







ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative