

SPT5420 13-BIT OCTAL D/A CONVERTER

PRELIMINARY INFORMATION

FEATURES

- 13-bit resolution
- Pin compatible with AD7839
- Eight DACs in one package
- Buffered voltage outputs
- + Wide output voltage swing V_DD-2.5 V to V_SS+2.5 V
- 20 µs settling time
- Double-buffered digital inputs
- Microprocessor and TTL/CMOS compatible

GENERAL DESCRIPTION

The SPT5420 contains eight 13-bit digital-to-analog converters designed primarily for automatic test equipment applications. It uses novel circuit topology to convert the 13-bit digital inputs into output voltages which are proportionate to the applied reference voltages. Each DAC's full-scale output voltage and output voltage offset are adjustable with analog inputs.


APPLICATIONS

Instrumentation

Process control

Automatic test equipment

The SPT5420 operates over an industrial temperature range of -40 °C to +85 °C and is available in a 10 x 10 mm, 44-lead metric quad flat pack (MQFP) plastic package.



Signal Processing Technologies, Inc.

4755 Forge Road, Colorado Springs, Colorado 80907, USA Phone: (719) 528-2300 FAX: (719) 528-2370 Website: http://www.spt.com E-Mail: sales@spt.com

ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur)¹

Supply Voltages

V _{CC}	+6 V
V _{DD}	+15 V
V _{SS}	–15 V

Input Voltages

V _{REFT}	\dots V _{SS} –0.3 V to V _{DD} +0.3 V
V _{REFB}	\dots V _{DD} +0.3 V to V _{SS} –0.3 V
Digital Inputs	–0.3 V to V _{CC} +0.3 V

Output Currents

10 mA per Output Channel

Temperature

Operating Temperature	–40 to +85 °C
Storage	–65 to +150 °C

Note: 1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

ELECTRICAL SPECIFICATIONS

 $T_{A} = T_{MIN} \text{ to } T_{MAX}, V_{CC} = +5.0 \text{ V}, V_{DD} = +11.5 \text{ V}, V_{SS} = -8.0 \text{ V}, V_{REFT} = 3.5 \text{ V}, V_{REFB} = -1.5 \text{ V}, R_{L} = +10 \text{ k}\Omega, C_{L} = 50 \text{ pF}, \text{ unless otherwise specified}.$

	TEST	TEST		SPT5420		
PARAMETERS	CONDITIONS	LEVEL	MIN	TYP	MAX	UNITS
Accuracy Resolution Integral Linearity Error (ILE) Differential Linearity Error (DLE) Zero-Scale Error Full Scale Error Gain Error	V _{REFT} = 3.5 V, V _{REFB} = -1.5 V V _{REFT} = 3.5 V, V _{REFB} = -1.5 V	V VI VI VI VI VI	13	±0.5 ±0.3	±2 ±1 ±20 ±20 ±20	Bits LSB MV mV mV
Reference Inputs DC Input Resistance Input Current V _{REFT} ¹ V _{REFB} ²		IV IV VI VI	0 5.0	100 +3.5 -1.5	±1 +5.0 0	ΜΩ μΑ V V
RGND Inputs DC Input Impedance Input Range		V IV	-2.0	60	2.0	kΩ V
Output Characteristics Output Swing ^{3,4} Short Circuit Current Resistive Load Capacitive Load ⁵ DC Output Impedance		VI IV VI VI IV	5	+7/–3 4	15 50 0.5	V mA kΩ pF Ω
Digital Inputs Logic 1 Voltage Logic 0 Voltage Maximum Input Current Input Capacitance		VI VI VI V	2.4 -10		0.8 10 10	V V μA/pin pF

Notes:

1. $V_{REFT} < 8 V + (V_{SS} \times 0.5)$; e.g., if $V_{SS} = -8 V$, then $V_{REFT} < 4 V$

- 2. $V_{REFB} > (V_{DD} \times 0.5) 9.5 V$; e.g., if $V_{DD} = 11 V$, then $V_{REFB} > -4 V$
- 3. V_{SS} + 2.5 V \leq V_{OUT} \leq V_{SS} + 16.0 V for 18.5 V \leq V_{DD} V_{SS} \leq 20.0 V
- V_{SS} + 2.5 V \leq V_{OUT} \leq V_{DD} 2.5 V for V_{DD} V_{SS} \leq 18.5 V
- 4. $V_{OUT} = 2 \times (V_{REFB} + [V_{REFT} V_{REFB}] \times \frac{INPUT CODE}{8192}) V_{RGND}$

5. Output can drive 10,000 pF without oscillation, but with settling time degradation.

ELECTRICAL SPECIFICATIONS

 $T_{A} = T_{MIN} \text{ to } T_{MAX}, V_{CC} = +5.0 \text{ V}, V_{DD} = +11.5 \text{ V}, V_{SS} = -8.0 \text{ V}, V_{REFT} = 3.5 \text{ V}, V_{REFB} = -1.5 \text{ V}, R_{L} = +10 \text{ k}\Omega, C_{L} = 50 \text{ pF}, \text{ unless otherwise specified}.$

	TEST	TEST		SPT5420		
PARAMETERS	CONDITIONS	LEVEL	MIN	TYP	MAX	UNITS
Power Requirements						
V _{CC} Supply Voltage (Digital)		VI		5		V
V _{CC} Supply Voltage (Digital)		V	4.75		5.25	V
V _{DD} Supply Voltage (Analog) ^{1,2}		VI	5	11.5	12.5	V
V _{SS} Supply Voltage (Analog) ^{1,2}		VI	-12.5	-8	-5	V
I _{CC} Supply Current					0.5	mA
I _{DD} Supply Current	Outputs Unloaded			5	10	mA
I _{SS} Supply Current	Outputs Unloaded			5	10	mA
Dynamic Performance						
Output Settling Time						
(Full Scale Change to ± 0.5 LSB)	+Full Scale to –Full Scale	IV		20		μs
Slew Rate		V		2.0		V/μs
Glitch Impulse		V		35		nV-s
Channel to Channel Isolation		V		100		dB
DAC to DAC Crosstalk		V		40		nV-s
Digital Crosstalk		V		5		nV-s
Digital Feedthrough		V		5		nV-s

Notes:

1. Supplies should provide 2.5 V headroom above and below max output swing.

 $2.~V_{DD}-V_{SS} \leq 20~V$

DEFINITION OF SELECTED TERMINOLOGY

Channel-to-Channel Isolation

Channel-to-Channel isolation refers to the proportion of input signal from one DAC's reference input that appears at the output of the other DAC. It is expressed in dBs.

DAC-to-DAC Crosstalk

DAC-to-DAC crosstalk is defined as the glitch impulse that appears at one DAC's output due to both the digital change and subsequent analog output change at any other DAC. It is specified in nV-s.

Digital Crosstalk

The glitch impulse transferred to one DAC's output due to a change in digital input code of any other DAC. It is specified in nV-s.

Digital Feedthrough

Digital feedthrough is the noise at a DAC's output caused by changes to D0–D12 while WR is high.

TEST LEVEL CODES	TEST LEVEL	TEST PROCEDURE
All electrical characteristics are subject to the	I	100% production tested at the specified temperature.
following conditions:	II	100% production tested at $T_A = +25$ °C, and sample
All parameters having min/max specifications		tested at the specified temperatures.
are guaranteed. The Test Level column indi-	111	QA sample tested only at the specified temperatures.
cates the specific device testing actually per- formed during production and Quality Assur- ance inspection. Any blank section in the data	IV	Parameter is guaranteed (but not tested) by design and characterization data.
column indicates that the specification is not tested at the specified condition.	V	Parameter is a typical value for information purposes only.
Unless otherwise noted, all tests are pulsed tests; therefore, $T_J = T_C = T_A$.	VI	100% production tested at $T_A = +25$ °C. Parameter is guaranteed over specified temperature range.

VOLTAGE REFERENCES AND ANALOG GROUND INPUTS

Three V_{REFTXX} and three V_{REFBXX} inputs set the output range of the three corresponding groups of DACs (0 and 1; 2 through 5; 6 and 7). Four RGND_{XX} inputs set the output offset voltage of the four corresponding groups of DACs (0 and 1; 2 and 3; 4 and 5; 6 and 7). The formula for output swing and offset are presented in the "Analog Outputs" section below.

MULTIPLYING OPERATION

The SPT5420's references accept AC and DC signals. Therefore, it can be used for multiplying applications. V_{REFTXX} should normally have a positive input voltage and V_{REFBXX} should normally have a negative input voltage. When applying AC signals to the references, filter these inputs instead of bypassing.

DAC ADDRESSING AND LATCHING

Each DAC has an input latch which receives data from the data bus, and a DAC latch which receives data from the input latch. The analog output of each DAC corresponds to the data in its DAC latch. One of the eight input latches is addressed by the address lines A(2:0) according to Table I. While CS and WR are low, the addressed input latch is transparent and the seven other input latches are latched. Bringing CS or WR high latches data into the addressed input latch. While LDAC is low, all eight DAC latches are transparent. Bringing LDAC high latches data into the DAC latches. While \overline{CS} , \overline{WR} and \overline{LDAC} are low, both latches are transparent and input data is transferred directly to the selected DAC. While CLR is low, all DAC outputs are set to their corresponding RGND_{XX}. Bringing CLR high returns each DAC's output to the voltage corresponding to the data in each DAC latch.

Table II summarizes this information and Figures 1a, 1b and 1c should be referenced for timing limitations.

DIGITAL INPUT CODES

All 0s in a DAC latch produces negative-full-scale output voltage. All 1s produces positive-full-scale.

POWER SUPPLY SEQUENCING

The sequence in which V_{DD}, V_{SS} and V_{CC} come up is not critical. The reference inputs – V_{REFTXX} and V_{REFBXX} – must come on only after V_{DD} and V_{SS} have been established. However, they may be turned on prior to V_{CC}. The digital inputs must be driven only after V_{CC} has been established. Reverse the power-on sequence for power-down.

ANALOG OUTPUTS

The output voltage range is equal to twice the difference between V_{REFTXX} and V_{REFBXX} . The output voltage is given by:

$$V_{OUT} = 2 \text{ X } (V_{REFB} + [V_{REFT} - V_{REFB}] \text{ X } \frac{\text{INPUT CODE}}{8192}) - V_{RGND}$$

Table I – DAC Addressing

A2	A1	A0	Addressed Input Latch DAC#
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

Table II – Control Logic Table

WR	CS	LDAC	CLR	Input Latch	DAC Latch
0	0	х	1	transparent1	x
1	х	Х	1	latched	x
x	1	х	1	latched	x
х	х	0	1	Х	transparent
х	х	1	1	Х	latched
х	х	х	0	DAC output	s at RGND _{XX}

Note 1: Only the input latch addressed by A(2:0) is transparent. The other input latches are latched.

Figure 1a – Timing Diagram: Latched Mode (LDAC Strobed)




Figure 1c – Timing Diagram: CLR Function






Figure 1b – Timing Diagram: Transparent Mode (LDAC Held Low)




PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Address Valid to WR Setup	t ₁	15			ns
Address Valid to WR Hold	t ₂	0			ns
CS Pulse Width Low	t ₃	50			ns
WR Pulse Width Low	t4	50			ns
CS to WR Setup	t ₅	0			ns
WR to CS Hold	t ₆	0			ns
Data Setup	t ₇	20			ns
Data Hold	t ₈	0			ns
Settling Time	t ₉		20		us
LDAC Pulse Width Low	t ₁₀	50			ns
CLR Pulse Activation	t ₁₁			300	ns
NOTES:					

1. All digital input rise and fall times are measured from 10% to 90% of +5 V. t_r = t_f = 5 ns.


PACKAGE OUTLINE 44-Lead MQFP



	INCHES		MILLIN	METERS
SYMBOL	MIN	MAX	MIN	MAX
А	0.5098	0.5295	12.95	13.45
В	0.3917	0.3957	9.95	10.05
С	0.3917	0.3957	9.95	10.05
D	0.5098	0.5295	12.95	13.45
E	0.0311	0.0319	0.79	0.81
F	0.0118	0.0177	0.30	0.45
G	0.0768	0.0827	1.95	2.10
Н	0.0039	0.0098	0.10	0.25
I	0.0287	0.0406	0.73	1.03
J	0.0630 REF		1.60	REF
К	0°	7 °	0°	7 °



PIN ASSIGNMENTS



PIN FUNCTIONS

Name	Function
DIGITAL C	CONTROL PINS
CS	Chip Select (Active Low)
WR	Level Triggered Write Input (Active Low). Used in conjunction with \overline{CS} to write data to the SPT5420 input data latches. Data is latched into selected input data latch on the rising edge of \overline{WR} .
CLR	(Active Low) Analog Clear. Sets the output voltages to RGND. (Each RGND is common to a DAC pair.) CLR does not reset the digital latches. When CLR is brought back high, the DAC outputs revert back to their original outputs as determined by the data in their DAC latches.
LDAC	When this logic input is taken low, the contents of the input latches are transferred to their respective DAC latches. (Active Low) Data is latched on rising edge.
A0 – A2	Addresses DAC0 to DAC7 for loading the eight input latches.
D0 – D12	Digital Inputs (D0 = LSB)
ANALOG I	PINS
V _{REFT01}	Top Reference Voltage for DACs 0 and 1
V _{REFT2345}	Top Reference Voltage for DACs 2, 3, 4 and 5
V _{REFT67}	Top Reference Voltage for DACs 6 and 7
V _{REFB01}	Bottom Reference Voltage for DACs 0 and 1
V _{REFB2345}	Bottom Reference Voltage for DACs 2, 3, 4 and 5
V _{REFB67}	Bottom Reference Voltage for DACs 6 and 7
RGND01	Reference Ground for Output Amplifiers 0 and 1
RGND23	Reference Ground for Output Amplifiers 2 and 3
RGND45	Reference Ground for Output Amplifiers 4 and 5
RGND67	Reference Ground for Output Amplifiers 6 and 7
V _{OUT0-7}	Output Voltage Pins for DAC0 – DAC7
POWER S	UPPLY PINS
V _{CC}	Digital +5 V ±5 % Supply
V _{DD}	Analog +11.5 V Supply (Nominal)
V _{SS}	Analog –8 V Supply (Nominal)
GND	Ground

ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE	
SPT5420SIM	–40 to +85 °C	44L MQFP	

Signal Processing Technologies, Inc. reserves the right to change products and specifications without notice. Permission is hereby expressly granted to copy this literature for informational purposes only. Copying this material for any other use is strictly prohibited.

WARNING – LIFE SUPPORT APPLICATIONS POLICY – SPT products should not be used within Life Support Systems without the specific written consent of SPT. A Life Support System is a product or system intended to support or sustain life which, if it fails, can be reasonably expected to result in significant personal injury or death.

Signal Processing Technologies believes that ultrasonic cleaning of its products may damage the wire bonding, leading to device failure. It is therefore not recommended, and exposure of a device to such a process will void the product warranty.