



## 12-Bit 3μs Sampling A/D Converter

- 333k Samples Per Second
- Standard ±10V and ±5V Input
- No Missing Codes Over Temperature
- AC Performance Over Temperature 71.5dB Signal–to–Noise Ratio at Nyquist 85dB Spurious–free Dynamic Range at 49KHz
  - –81dB Total Harmonic Distortion at 49KHz
- Internal Sample/Hold, Reference, Clock, and 3-State Outputs
- Power Dissipation: 90mW
- 24-Pin Narrow DIP and 24-Lead SOIC
- Enhanced Single (+5V) Supply Version of ADS7800



#### DESCRIPTION...

The **SP7800A** is a complete 12-bit sampling A/D converter using state—of—the—art CMOS structures. It contains a complete 12-bit successive approximation A/D converter with internal sample/hold, reference, clock, digital interface for microprocessor control, and three—state output drivers. AC and DC performance are completely specified. Two grades based on linearity and dynamic performance are available to provide the optimum price/performance fit in a wide range of applications.



## **ABSOLUTE MAXIMUM RATINGS**

These are stress ratings only and functional operation of the device at these or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V <sub>s</sub> to Digital Common	+7V
Pin 23 (V <sub>so</sub> ) to Pin 24 (V <sub>sa</sub> )	±0.3V
Analog Common to Digital Common	
Control Inputs to Digital Common	0.3 to V <sub>s</sub> + 0.3 V
Analog Input Voltage	±20V
Maximum Junction Temperature	160°C
Internal Power Dissipation	750mW
Lead Temperature (soldering, 10s)	+300°C
Thermal Resistance. Ø	
Plastic DIP	50°C/W
SOIC	100°CC/W



### **SPECIFICATIONS**

 $T_A = 25$  °C, Sampling Frequency,  $f_8 = 333$ kHz,  $V_S = +5$ V, unless otherwise specified.

PARAMETER	MIN .	TYP.	MAX.	UNITS	CONDITIONS
RESOLUTION			12	BITS	
ANALOG INPUT Voltage Ranges Impedance		±10V/±5\	,	V	
±10V Range ±5V Range	4.7 2.7	6.7 3.9	8.7 5.1	kΩ kΩ	$\begin{aligned} T_{MIN} &\leq T_{A} \leq T_{MAX} \\ T_{MIN} &\leq T_{A} \leq T_{MAX} \end{aligned}$
THROUGHPUT SPEED Conversion Time Complete Cycle Throughput Rate	3.0	2.6	2.7 333	μs μs kHz	Conversion alone Acquisition plus conversion
DC ACCURACY Full Scale Error  -J  -K Integral Linearity Error  -J  -K Differential Linearity Error  -J  -K No Missing Codes Bipolar Zero  -J  -K Power Supply Sensitivity  -J  -K		Guarantee	$\pm 0.50$ $\pm 0.35$ $\pm 1$ $\pm \frac{1}{2}$ $\pm 1$ $\pm \frac{3}{4}$ and $\pm 4$ $\pm 2$	% % LSB LSB LSB LSB LSB LSB	$T_{MIN} \le T_A \le T_{MAX}$ Note 1  Note 2  Note 1
AC ACCURACY Spurious-Free Dynamic Range  -J  -K Total Harmonic Distortion  -J  -K Two-tone Intermod. Distortion  -J  -K	74 77	77 80 -77 -80	-74 -77 -74 -77	dB dB dB dB	$T_{MIN} \le T_A \le T_{MAX}$ Note 4; $f_{IN} = 47kHz$ $f_{IN} = 47kHz$ $f_{IN} = 24.4kHz$ (-6dB); $f_{IN2} = 28.5kHz$ (-6dB)

## **SPECIFICATIONS** (continued)


 $T_A = 25$ °C, Sampling Frequency,  $f_8 = 333$ kHz,  $V_S = +5$ V, unless otherwise specified.

MIN.	TYP.	MAX.	UNITS	CONDITIONS
				$T_{MIN} \le T_A \le T_{MAX}$
atio				f <sub>IN</sub> = 47kHz
-				
69	71.0		dB	
				f <sub>IN</sub> = 47kHz
70	71.5		uв	
	40			
	-		_	
	150		ps, ms	Note 5
	130		ne	Note 5
			_	
			ns	Note 6
				$T_{MIN} \le T_A \le T_{MAX}$
				MIN A MAX
-0.3		+0.8	V	
+2.4		+5.3	V	
<b>-</b> 5			μΑ	
+5			μΑ	
			bit	
	y; Offset E			
		-	· ·	I <sub>SINK</sub> = 1.6mA
+2.4	.0.4	V <sub>DD</sub>	•	I <sub>SOURCE</sub> = 1.6mA
	±0.1	±5	μΑ	
_				
+4.75			· ·	V <sub>S</sub> (V <sub>SA</sub> and V <sub>SD</sub> )
	-	21		l <sub>s</sub>
			mvv	
CHANICA	L			
		170	· · ·	
"		+/0		
<del>-65</del>		+150	°C	
24-p	in Narrow	DIP		
	-0.3 +2.4 -5 +5 Paral Binar DGND +2.4 MENTS +4.75	### Action	### Aright State	tio 67 70 dB dB dB 68 71 dB dB 68 71 dB dB  13 ns ps, rms 130 ns ps, rms 150 ns 150 n

#### **NOTES**

- Adjustable to zero with external potentiometer. 1.
- 2. LSB means Least Significant Bit. For SP7800A, 1LSB = 2.44mV for ±5V range, 1 LSB = 4.88mV for ±10V range.
- 3.
- Measured at mid-range, between 4.75 <  $V_{\rm S}$  < 5.25 volts. All specifications in dB are referred to a full-scale input, either  $\pm 10$ V or  $\pm 5$ V. 4.
- 5. For full-scale step input, 12-bit accuracy attained in specified time.
- Recovers to specified performance in specified time after 2 x F<sub>s</sub> input overvoltage. 6.

## **PINOUT**



#### PIN ASSIGNMENT

Pin 1 — IN $_1$  —  $\pm 10$ V Analog Input. Connected to AGND for  $\pm 5$ V range.

Pin 2 —  $IN_2$  —  $\pm 5V$  Analog Input. Connected to AGND for  $\pm 10V$  range.

Pin 3—N.C.—This pin is not internally connected.

Pin 4 — AGND — Analog Ground. Connect to pin 13 at the device.

Pin 5 — D<sub>11</sub> — Data Bit 11. Most Significant Bit (MSB).

Pin 6 — D<sub>10</sub> — Data Bit 10.

Pin 7 — D<sub>o</sub> — Data Bit 9.

Pin 8 — D<sub>s</sub> — Data Bit 8.

Pin 9 — D<sub>7</sub> — Data Bit 7 if HBE is LOW; LOW if HBE is HIGH.

Pin 10—D<sub>6</sub> — Data Bit 6 if HBE is LOW; LOW if HBE is HIGH.

Pin 11 — D<sub>5</sub> — Data Bit 5 if HBE is LOW; LOW if HBE is HIGH.

Pin  $12 - D_4$  — Data Bit 4 if HBE is LOW; LOW if HBE is HIGH.

Pin 13 — DGND — Digital Ground. Connect to pin 4 at the device.

Pin 14 — D<sub>3</sub> — Data Bit 3 if HBE is LOW; Data Bit 11 if HBE is HIGH.

Pin 15 — D<sub>2</sub> — Data Bit 2 if HBE is LOW; Data Bit 10 if HBE is HIGH.

Pin 16—D<sub>1</sub>—Data Bit 1 if HBE is LOW; Data Bit 9 if HBE is HIGH.

Pin  $17 - D_0$  — Data Bit 0 if HBE is LOW. Least Significant Bit (LSB). Data Bit 8 if HBE is HIGH.

Pin 18 — HBE — High Byte Enable, When held LOW, data output as 12-bits in parallel. When held HIGH, four MSBs presented on pins 14–17, pins 9–12 output LOWs. Must be LOW to initiate conversion.

Pin 19— $R/\overline{C}$ —Read/ $\overline{C}$ onvert. Falling edge initiates conversion when  $\overline{CS}$  is LOW, HBE is LOW, and  $\overline{B}\overline{U}\overline{S}\overline{Y}$  is HIGH.

Pin 20 —  $\overline{\text{CS}}$  — Chip Select. Outputs in Hi-Z state when HIGH. Must be LOW to initiate conversion or read data.

Pin 21 — BUSY . Output LOW during conversion. Data valid on rising edge in Convert Mode.

Pin 22—N.C.—This pin is not internally connected.

Pin 23—V<sub>SD</sub>—Positive Digital Power Supply, +5V. Connect to pin 24, and bypass to DGND.

Pin 24 — V<sub>SA</sub> — Positive Analog Power Supply. +5V. Connect to pin 23, and bypass to AGND.

#### FEATURES...

The **SP7800A** is specified at a 333kHz sampling rate. Conversion time is factory set for 2.70µs max over temperature, and the high-speed sampling input stage insures a total acquisition and conversion time of 3µs max over temperature. Precision, laser–trimmed scal-

ing resistors provide industry–standard input ranges of  $\pm 5$ V or  $\pm 10$ V. The 24-pin **SP7800A** is available in plastic DIP, and SOIC packages and it operates from a single +5V supply. The **SP7800A** is available in grades specified over the 0°C to +70°C commercial temperature ranges.

# OPERATION... Basic Operation

Figure 1 shows the simple hookup circuit required to operate the **SP7800A** in a  $\pm 10$ V range in the Convert Mode. A convert command arriving on  $R/\overline{C}$ , (a pulse taking  $R/\overline{C}$  LOW for a minimum of 40ns) puts the **SP7800A** in the HOLD mode, and a conversion is started. The falling edge of R/C establishes the sampling instant of the A/D; it must therefore have very low jitter. BUSY will be held LOW during the conversion, and rises only after the conversion is completed and the data has been transferred to the output drivers. Thus, the rising edge can be used to read the data from the conversion. Also, during conversion, the BUSY signal puts the output data lines in Hi-Z states and inhibits the input lines. This means that pulses on  $R/\overline{C}$  are ignored, so that new conversions cannot be initiated during a conversion, either as a result of spurious signals or to short-cycle the SP7800A.

In the Read Mode, the input to  $R/\overline{C}$  is kept normally LOW, and a HIGH pulse is used to read data and initiate a conversion. In this mode, the rising




Figure 1. Basic ±10V Operation

edge of  $R/\overline{C}$  will enable the output data pins, and the data from the previous conversion becomes valid. The falling edge then puts the **SP7800A** in a hold mode, and initiates a new conversion.

The **SP7800A** will begin acquiring a new sample just prior to BUSY output rising, and will track the input signal until the next conversion is started.

For use with an 8-bit bus, the data can be read out in two bytes under the control of HBE. With a LOW input on HBE, at the end of a conversion, the 8 LSBs of data are loaded into the output drivers  $D_7 - D_4$  and  $D_3 - D_0$ . Taking HBE HIGH then loads the 4 MSBs on output drivers  $D_3 - D_0$ , with  $D_7 - D_4$  being forced LOW.

## **Analog Input Ranges**

The **SP7800A** offers two standard bipolar input ranges:  $\pm 10V$  and  $\pm 5V$ . If a  $\pm 10V$  range is required, the analog input signal should be connected to pin 1. A signal requiring a  $\pm 5V$  range should be connected to pin 2. In either case, the other pin of the two must be grounded or connected to the adjustment circuits described in the section on calibration.

## **Controlling The SP7800A**

The **SP7800A** can be easily interfaced to most microprocessor-based and other digital systems. The microprocessor may take full control of each conversion, or the **SP7800A** may operate in a stand-alone mode, controlled only by the  $R/\overline{C}$  input. Full control consists of initiating the conversion and reading the output data at user command, transmitting data either all 12-bits in one parallel word, or in two 8-bit bytes. The three control inputs  $(\overline{CS}, R/\overline{C}$  and HBE) are all TTL/CMOS compatible. The functions of the control lines are shown in *Table 1*.

For stand-alone operation, control of the **SP7800A** is accomplished by a single control line connected to  $R/\overline{C}$ . In this mode,  $\overline{CS}$  and HBE are connected to GND. The output data are presented as 12-bit words. The stand-alone mode is used in systems containing dedicated input ports which do not require full bus interface capability.

Conversion is initiated by a HIGH-to-LOW transition

cs	R/C	HBE	BUSY	OPERATION	
1	Х	Х	1	None – outputs in Hi-Z state.	
0	1 ₹ 0	0	1	Holds signal and initiates conversion.	
0	1	0	1	Output three-state buffers enabled once conversion has finished.	
0	1	1	1	Enable hi-byte in 8-bit bus mode.	
0	1 ₹ 0	1	1	Inhibit start of conversion.	
0	0	1	1	None – outputs in Hi-Z state.	
Х	Х	Х	0	Conversion in progress. Outputs Hi-Z state. New conversion inhibited until present conversion has finished.	

Table 1. Control Line Functions

on  $R/\overline{C}$ . The three-state data output buffers are enabled when  $R/\overline{C}$  is HIGH and  $\overline{BUSY}$  is HIGH. Thus, there are two possible modes of operation: conversion can be initiated with either positive or negative pulses. In either case, the  $R/\overline{C}$  pulse must remain LOW a minimum of 40ns.

Figure 5 illustrates timing when conversion is initiated by an  $R/\overline{C}$  pulse which goes LOW and returns HIGH during the conversion. In this case (Convert Mode), the three-state outputs go into the Hi-Z state in response to the falling edge of  $R/\overline{C}$ , and are enabled for external access to the data after completion of the conversion.

Figure 6 illustrates the timing when conversion is initiated by a positive R/ $\bar{C}$  pulse. In this mode (Read Mode), the output data from the previous conversion is enabled during the HIGH portion of R/ $\bar{C}$ . A new conversion starts on the falling edge of R/ $\bar{C}$ , and the three-state outputs return to the Hi-Z state until the next occurrence of a HIGH on R/ $\bar{C}$ .

#### **Conversion Start**

A conversion is initiated on the **SP7800A** only by a negative transition occurring on  $R/\overline{C}$ , as shown in *Table 2*. No other combination of states or transitions will initiate a conversion. Conversion is inhibited if either  $\overline{CS}$  or HBE are HIGH, or if  $\overline{BUSY}$  is LOW.  $\overline{CS}$  and HBE should be stable a minimum of 25ns prior to the transition on  $R/\overline{C}$ . Timing relationships for start of conversion are illustrated in *Figure 7*.

The BUSY output indicates the current state of the converter by being LOW only during conversion. During this time the three-state output buffers remain in a Hi-Z state, and therefore data cannot be read

during conversion. During this period, additional transitions on the three digital inputs  $(\overline{CS}, R/\overline{C})$  and HBE) will be ignored, so that conversion cannot be prematurely terminated or restarted.

#### Internal Clock

The **SP7800A** has an internal clock that is factory trimmed to achieve a typical conversion time of  $2.6\mu s$ , and a maximum conversion time over the full operating temperature range of  $2.7\mu s$ . No external adjustments are required, and with the guaranteed maximum acquisition time of 300ns, throughput performance is assured with convert pulses as close as  $3\mu s$ .

### Reading Data

After conversion is initiated, the output buffers remain in a Hi-Z state until the following three logic conditions are simultaneously met:  $R/\overline{C}$  is HIGH, BUSY is HIGH and  $\overline{CS}$  is LOW. Upon satisfying these conditions, the data lines are enabled according to the state of HBE. See *Figure 7* for timing relationships and specifications.

## CALIBRATION... Optional External Gain And Offset Trim

Offset and full-scale errors may be trimmed to zero using external offset and full-scale trim potentiometers connected to the **SP7800A** as shown in *Figure 3*.

If adjustment of offset and full scale is not required, connections as shown in *Figure 2* should be used.

#### **Calibration Procedure**

Apply a precision input voltage source to your chosen input range ( $\pm 10 V$  range at pin1 or  $\pm 5 V$  at pin2). Set the A/D to convert continuously. Monitor the output code. Trim the offset first, then gain. Use the appropriate input voltages and output target codes for your chosen input range as follows. The recommended offset calibration voltage values eliminate interaction between the offset and gain calibration.




Figure 2. a) ±10V Range b) ±5V Range — Without Trims

INPUT VOLTAGE RANGE AND LSB VALUES						
Input Voltage Range Defined As:		±10V	±5V			
Analog Input Connected to Pin		1	2			
Pin Connected to GND		2	1			
One Least Significant Bit (LSB)	FSR/2 <sup>12</sup>	20V/2 <sup>12</sup> 4.88mV	10V/2 <sup>12</sup> 2.44mV			
OUTPUT TRANSITION VALUES						
FFEH TO FFFH	+ FULL SCALE	+10V-3/2LSB	+5V-3/2LSB			
		+9.9927V	+4.9963V			
7FFH TO 800H	Mid Scale	0V-1/2LSB	0V-1/2LSB			
	(Bipolar Zero)	−2.44mV	−1.22mV			
000H to 001H	-Full Scale	-10V+1/2LSB	-5V+1/2LSB			
		-9.9976V	-4.9988V			

Table 2. Input Voltages, Transition Voltages and LSB Values

## ±5V Range Offset and Gain

**Offset** — Apply 1.5637V to the  $\pm$ 5V input at pin 2. Adjust the offset potentiometer until the LSB toggles on and off at code 1010 1000 0000<sub>BIN</sub> =  $A80_{\rm H} = 2688_{\rm DEC}$ .

**Gain** — Apply 4.9963V to the  $\pm 5$ V input at pin 2. Adjust the gain potentiometer until the LSB toggles on and off at code 1111 1111 1110<sub>BIN</sub> = FFE<sub>H</sub> = 4094<sub>DEC</sub>.

## ±10V Range Offset and Gain

**Offset** — Apply 1.2622V to the  $\pm 10$ V input at pin 1. Adjust the offset potentiometer until the LSB toggles on and off at code 1001 0000 0010<sub>BIN</sub> =  $902_{\rm H} = 2306_{\rm DEC}$ .

Gain — Apply 9.9927V to the ±10V input at pin 1. Adjust the gain potentiometer until the LSB

toggles on and off at code 1111 1111 1110 $_{\rm BIN}$  = FFE $_{\rm H}$  = 4094 $_{\rm DEC}$ .

## **Layout Considerations**

Because of the high resolution and linearity of the SP7800A, system design problems such as ground path resistance and contact resistance become very important.

The input resistance of the **SP7800A** is  $6.3k\Omega$  or  $4.2K\Omega$  (for the  $\pm 10V$  and  $\pm 5V$  ranges respectively). To avoid introducing distortion, the source resistance must be very low, or constant with signal level. The output impedance provided by most op amps is ideal. Pins  $23(V_{SD})$  and  $24(V_{SA})$  are not connected internally on the **SP7800A**, to maximize accuracy on the chip. They should be connected together as close as possible to the unit. Pin 24 may be slightly more sensitive than pin 23 to supply variations, but to maintain




Figure 3. a) ±10V Range b) ±5V Range — With External Trims

maximum system accuracy, both should be wellisolated from digital supplies with wide load variations.

To limit the effects of digital switching elsewhere in a system on the analog performance of the system, it often makes sense to run a separate +5V supply conductor from the supply regulator to any analog components requiring +5V, including the SP7800A. If the SP7800A traces cannot be separated back to the power supply terminals, and therefore share the same trace as the logic supply currents, then a 10 Ohm isolating resistor should be used between the board supply and pin 24  $(V_{DA})$  and its bypass capacitors to keep V<sub>DA</sub> glitch–free. The V<sub>S</sub> pins (23 and 24) should be connected together and bypassed with a parallel combination of a 6.8µF Tantalum capacitor and a 0.1µF ceramic capacitor located close to the converter to obtain noise-free operation. (See Figure 1). Noise on the power supply lines can degrade converter performance, especially noise and spikes from a switching power supply. Appropriate supplies or filters must be used.

The GND pins (4 and 13) are also separated internally, and should be directly connected to a ground plane under the converter. A ground plane is usually the best solution for preserving dynamic performance and reducing noise coupling into sensitive converter circuits. Where any compromises must be made, the common return of the analog input signal should be referenced to pin 4, AGND, on the **SP7800A**, which

prevents any voltage drops that might occur in the power supply common returns from appearing in series with the input signal.

Coupling between analog input and digital lines should be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common.

If external full scale and offset potentiometers are used, the potentiometers and related resistors should be located as close to the **SP7800A** as possible.

#### "Hot Socket" Precaution

Two separate  $+5 V V_S$  pins, 23 and 24, are used to minimize noise caused by digital transients. If one pin is powered and the other is not, the **SP7800A** may draw excessive current. Innormal operation, this is not a problem because both pins will be soldered together. However, during evaluation, incoming inspection, repair, etc., where the potential of a "Hot Socket" exists, care should be taken to apply power to the **SP7800A** only after it has been socketed.

## Minimizing "Glitches"

Coupling of external transients into an analog-todigital converter can cause errors which are difficult to debug. In addition to the discussions earlier on layout considerations for supplies, bypassing and grounding, there are several other useful steps that can be taken to get the best analog performance out of a system using




Figure 4. Acquisition and Conversion Timing




Figure 5. Convert Mode Timing —  $R/\overline{C}$  Pulse LOW, Outputs Enabled After Conversion

the **SP7800A.** These potential system problem sources are particularly important to consider when developing a new system, and looking for the causes of errors in breadboards.

First, care should be taken to avoid glitches during critical times in the sampling and conversion process. Since the **SP7800A** has an internal sample/hold function, the signal that puts it into the hold state (R/ $\overline{\mathbb{C}}$  going LOW) is critical, as it would be on any sample/hold amplifier. The R/ $\overline{\mathbb{C}}$  falling edge should be sharp (5 to 10ns), have low jitter and minimal ringing, especially during the 20ns after it falls.

Although not normally required, it is also good practice to avoid glitches from coupling to the SP7800A

while bit decisions are being made. Since the above discussion calls for a fast, clean rise and fall on  $R/\overline{C}$ , it makes sense to keep the rising edge of the convert pulse outside the time when bit decisions are being made. In other words, the convert pulse should either be short (under 100ns so that it transitions before the MSB decision), or relatively long (over 2.75 $\mu$ s to transition after the LSB decision).

Next, although the data outputs are forced into a Hi-Z state during conversion, fast bus transients can still be capacitively coupled into the SP7800A. If the data bus experiences fast transients during conversion, these transients can be attenuated by adding a logic buffer to the data outputs. The  $\overline{BUSY}$  output can be used to enable the buffer.




Figure 6. Read Mode Timing —  $R/\overline{C}$  Pulse HIGH, Outputs Enabled Only When  $R/\overline{C}$  is High

#### **AC DYNAMIC TIMING DATA**

SYMBO	DL/PARAMETER	MIN	TYP	MAX	UNITS
t <sub>w</sub>	R/C Pulse Width	40	10		ns
t <sub>DBC</sub>	BUSY delay from R/C		80	150	ns
t <sub>B</sub>	BUSY LOW		2.47	2.7	μs
t <sub>AP</sub>	Aperture Delay		13		ns
$\Delta t_{AP}$	Aperture Jitter		150		ps, rms
t <sub>c</sub>	Conversion Time		2.5	2.70	μs
t <sub>DBE</sub>	BUSY from End of Conversion		100		ns
t <sub>DB</sub>	BUSY Delay after Data Valid	25	75	200	ns
t <sub>A</sub>	Acquisition Time		130	300	ns
t <sub>A</sub> + t <sub>C</sub>	Throughput Time	3.0			μs
t <sub>HDR</sub>	Valid Data Held After R/C LOW	20	50		ns
t <sub>s</sub>	CS or HBE LOW before R/C Falls	25	5		ns
t <sub>H</sub>	CS or HBE LOW after R/C Falls	25	0		ns
t <sub>DD</sub>			65	150	ns
	in Desired State (Load = 100pF)				
t <sub>HL</sub>	Delay to Hi-Z State after R/C Falls or		50	150	ns
	CS Rises (3KΩ Pullup or Pulldown				
All parameters Guaranteed By Design					

Naturally, transients on the analog input signal are to be avoided, especially at times within  $\pm 20$ ns of R/ $\overline{C}$  going LOW, when they may be trapped as part of the charge on the capacitor array. This requires careful layout of the circuit in front of the **SP7800A**.

Finally, in multiplexed systems, the timing relative to when the multiplexer is switched may affect the analog performance of the system. In most applications, the multiplexer can be switched as soon as R/C goes LOW (with appropriate delays), but this may affect the conversion if the switched signal shows glitches or significant ringing at the  $\bf SP7800A$  input. Whenever possible, it is safer to wait until the conversion is completed before switching and multiplexer. The extremely fast acquisition time and conversion time of the  $\bf SP7800A$  make this practical in many applications.






Figure 7. Conversion Start Timing





### **ORDERING INFORMATION**

0°C to +70°C	Linearity	Package
SP7800AJN	±1 LSB INL	24-pin, 0.3" PDIP
SP7800AKN	±1/2 LSB INL	
	±1LSB INL	
	±1/2 LSB INL	



SIGNAL PROCESSING EXCELLENCE

#### **Sipex Corporation**

Headquarters and Sales Office 22 Linnell Circle Billerica, MA 01821 TEL: (978) 667-8700

TEL: (978) 667-8700 FAX: (978) 670-9001 e-mail: sales@sipex.com

#### Sales Office

233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.