[Note]
A) Power and signals sequence:
t1 ≤ 10ms
0 < t2 ≤ 50ms
0 < t3 ≤ 50ms
t4 ≤ 50ms
400ms ≤ t5
20ms ≤ t6
0 ≤ t7
3.0V
0.5V
VCC
data
3.0V
0.5V
0.5V
t1 t2
Backlight
t3 t4 t5
t6
t7
data: RGB DATA, DCLK, HD, VD, DENA
VCC-dip conditions:
1) When 2.4 V ≤ VCC < 3.0 V, td ≤ 10 ms
2) When VCC < 2.4 V
VCC-dip conditions should also follow the power and signals sequence.
VCC
td
B) Current condition:
Typical: 64- gray- bar-pattern
VCC = 3.3 V, fH = 48.4 kHz, fV = 60 Hz, fCLK = 65 MHz
Normal value, not peak value
T-51639D084U-FW-A-AA (AA) No. 2002-0250
OPTREX CORPORATION
Page 5/36