MC54F175 查看數據表（PDF） - Motorola => Freescale
零件编号
产品描述 (功能)
生产厂家
MC54F175 Datasheet PDF : 3 Pages
| |||
MR CP D3
MC54/74F175
LOGIC DIAGRAM
D2
D1
D0
DQ
CP Q
CD
DQ
CP Q
CD
DQ
CP Q
CD
DQ
CP Q
CD
Q3 Q3
Q2 Q2
Q1 Q1
NOTE:
This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
Q0 Q0
FUNCTIONAL DESCRIPTION
The F175 consists of four edge-triggered D flop-flops with
individual D inputs and Q and Q outputs. The Clock and
Master Reset are common. The four flip-flops will store the
state of their individual D inputs, one setup time before, on the
LOW-to-HIGH clock (CP) transition, causing individual Q and
Q outputs to follow. A LOW input on the Master Reset (MR) will
force all Q outputs LOW and Q outputs HIGH independent of
Clock or Data inputs. The F175 is useful for general logic
applications where a common Master Reset and Clock are
acceptable.
GUARANTEED OPERATING RANGES
Symbol
Parameter
VCC
TA
Supply Voltage
Operating Ambient Temperature Range
IOH
Output Current — High
IOL
Output Current — Low
Min
Typ
Max
Unit
54, 74
4.5
5.0
5.5
V
54
–55
25
125
°C
74
0
25
70
54, 74
–1.0
mA
54, 74
20
mA
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol
Parameter
Min Typ Max Unit
Test Conditions
VIH
VIL
VIK
VOH
VOL
IIH
IIL
IOS
ICC
Input HIGH Voltage
2.0
V
Guaranteed Input HIGH Voltage
Input LOW Voltage
0.8
V
Guaranteed Input LOW Voltage
Input Clamp Diode Voltage
–1.2
V
IIN = –18 mA
Output HIGH Voltage
54, 74 2.5
3.4
V
IOH = – 1.0 mA
74
2.7
3.4
V
IOH = – 1.0 mA
Output LOW Voltage
0.35 0.5
V
IOL = 20 mA
Input HIGH Current
20
µA VIN = 2.7 V
100
µA VIN = 7.0 V
Input LOW Current
–0.6 mA VIN = 0.5 V
Output Short Circuit Current (Note 2)
–60
–150 mA VOUT = 0 V
Power Supply Current
22.5 34
mA Dn = MR = 4.5 V
CP =
VCC = MIN
VCC = 4.50 V
VCC = 4.75 V
VCC = MIN
VCC = MAX
VCC = MAX
VCC = MAX
VCC = MAX
VCC = MAX
NOTES:
1. For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
2. Not more than one output should be shorted at a time, nor for more than 1 second.
FAST AND LS TTL DATA
4-90
Share Link: 