ST16-19RFRDCS
FSD_CHIPSET_B/0104VP2
Example: Inputs and ouputs of the FPGA
Figure 5 FPGA reading access chronogram
Mic_Ctrl_Data
Mic_RW
Mic_Strb_b
Mic_Data(7:0)
Rx_fifo_empty
Rx_irq_eof
Tx_start
Tx_fifo_empty
t0 t1
t5
t3
t2
t6
t4
Acquisition of the first byte
Acquisition of the next bytes,
except the last one
Example: you will find hereafter an example of the Analog front End Output. This is a BPSK signal:
Demodout
(BPSK Analog Front End Output)
10/15