DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD7397AN 查看數據表(PDF) - Analog Devices

零件编号
产品描述 (功能)
生产厂家
AD7397AN Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD7396/AD7397–SPECIFICATIONS
AD7396 12-BIT
ELECTRICAL CHARACTERISTICS (@ VREF IN = +2.5 V, –40؇C < TA < +85؇C, unless otherwise noted)
Parameter
Symbol
Conditions
+3 V ؎ 10% +5 V ؎ 10% Units
STATIC PERFORMANCE
Resolution1
Relative Accuracy2
Relative Accuracy2
Differential Nonlinearity2
Differential Nonlinearity2
Zero-Scale Error
Zero-Scale Error
Full-Scale Voltage Error
Full-Scale Voltage Error
Full-Scale Tempco3
N
INL
INL
DNL
DNL
VZSE
VZSE
VFSE
VFSE
TCVFS
TA = +25°C
TA = –40°C, +85°C
TA = +25°C, Monotonic
Monotonic
Data = 000H, TA = +25°C, +85°C
Data = 000H, TA = –40°C
TA = +25°C, +85°C, Data = FFFH
TA = –40°C, Data = FFFH
12
± 1.75
± 2.0
± 0.9
±1
4.0
8.0
±8
± 20
–45
REFERENCE INPUT
VREF Range
Input Resistance
Input Capacitance3
VREF
RREF
CREF
0/VDD
2.5
5
ANALOG OUTPUT
Output Current (Source)
Output Current (Sink)
Capacitive Load3
IOUT
IOUT
CL
Data = 800H, VOUT = 5 LSB
1
Data = 800H, VOUT = 5 LSB
3
No Oscillation
100
LOGIC INPUTS
Logic Input Low Voltage
Logic Input High Voltage
Input Leakage Current
Input Capacitance3
INTERFACE TIMING3, 5
Chip Select Write Width
DAC Select Setup
DAC Select Hold
Data Setup
Data Hold
Load Setup
Load Hold
Load Pulsewidth
Reset Pulsewidth
VIL
VIH
IIL
CIL
tCS
tAS
tAH
tDS
tDH
tLS
tLH
tLDW
tRSW
0.5
VDD – 0.6
10
10
45
30
0
30
20
20
10
30
40
AC CHARACTERISTICS
Output Slew Rate
Settling Time6
Shutdown Recovery Time
DAC Glitch
Digital Feedthrough
Feedthrough
SR
Data = 000H to FFFH to 000H
0.05
tS
To ± 0.1% of Full Scale
70
tSDR
90
Q
Code 7FFH to 800H to 7FFH
65
Q
15
VOUT/VREF
VREF = 1.5 VDC +1 V p-p,
Data = 000H, f = 100 kHz
–63
SUPPLY CHARACTERISTICS
Power Supply Range
Positive Supply Current
Shutdown Supply Current
Power Dissipation
Power Supply Sensitivity
VDD RANGE
IDD
IDD_SD
PDISS
PSS
DNL < ± 1 LSB
VIL = 0 V, No Load
SHDN = 0, VIL = 0 V, No Load
VIL = 0 V, No Load
VDD = ± 5%
2.7/5.5
125/200
0.1/1.5
600
0.006
NOTES
1One LSB = VREF/4096 V for the 12-bit AD7396.
2The first two codes (000H, 001H) are excluded from the linearity error measurement.
3These parameters are guaranteed by design and not subject to production testing.
4Typicals represent average readings measured at +25°C.
5All input control signals are specified with tR = tF = 2 ns (10% to 90% of +3 V) and timed from a voltage level of +1.6 V.
6The settling time specification does not apply for negative going transitions within the last 3 LSBs of ground.
Specifications subject to change without notice.
12
± 1.75
± 2.0
± 0.9
±1
4.0
8.0
±8
± 20
–45
0/VDD
2.5
5
1
3
100
0.8
4.0
10
10
35
15
0
15
10
20
10
30
30
0.05
60
80
65
15
–63
2.7/5.5
125/200
0.1/1.5
1000
0.006
Bits
LSB max
LSB max
LSB max
LSB max
mV max
mV max
mV max
mV max
ppm/°C typ
V min/max
Mtyp4
pF typ
mA typ
mA typ
pF typ
V max
V min
µA max
pF max
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
V/µs typ
µs typ
µs typ
nV/s typ
nV/s typ
dB typ
V min/max
µA typ/max
µA typ/max
µW max
%/% max
–2–
REV. 0

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]