DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

TDA936X 查看數據表(PDF) - Philips Electronics

零件编号
产品描述 (功能)
生产厂家
TDA936X Datasheet PDF : 140 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Philips Semiconductors
TV signal processor-Teletext decoder with
embedded µ-Controller
Preliminary specification
TDA 935X/6X/8X series
Names
BIT7
BIT6
BIT5
BIT4
BIT3
BIT2
RS<1:0>
Register Bank selector bits
RS<1:0> = 00, Bank0 (00H - 07H)
RS<1:0> = 01, Bank1 (08H - 0FH)
RS<1:0> = 10, Bank2 (10H - 17H)
RS<1:0> = 11, Bank3 (18H - 1FH)
OV Overflow flag
P Parity bit
PWM0
PW0E
1
PW0V<5>
PW0V<4>
PW0V<3>
PW0V<2>
PW0E 0 - Disable Pulse Width Modulator 0
1 - Enable Pulse Width Modulator 0
PW0V<5:0> Pulse Width Modulator high time
PWM1
PW1E
1
PW1V<5>
PW1V<4>
PW1V<3>
PW1V<2>
PW1E 0 - Disable Pulse Width Modulator 1
1 - Enable Pulse Width Modulator 1
PW1V<5:0> Pulse Width Modulator high time
PWM2
PW2E
1
PW2V<5>
PW2V<4>
PW2V<3>
PW2V<2>
PW2E 0 - Disable Pulse Width Modulator 2
1 - Enable Pulse Width Modulator 2
PW2V<5:0> Pulse Width Modulator high time
PWM3
PW3E
1
PW3V<5>
PW3V<4>
PW3V<3>
PW3V<2>
PW3E 0 - Disable Pulse Width Modulator 3
1 - Enable Pulse Width Modulator 3
PW3V<5:0> Pulse Width Modulator high time
PW7V<5:0> Pulse Width Modulator high time
ROMBK
STANDBY
0
0
0
0
0
STANDBY 0 - Stand-by mode inactive
1 - Stand-by mode active
ROMBK<1:0>
ROM Bank selection
ROMBK<1:0>=00, Bank0
ROMBK<1:0>=01, Bank1
ROMBK<1:0>=10, Bank2
ROMBK<1:0>=11, Reserved
S1ADR
ADR<6>
ADR<5>
ADR<4>
ADR<3>
ADR<2>
ADR<1>
ADR<6:0>
GC
I2C Slave Address
0 - Disable I2C general call address
1 - Enable I2C general call address
S1CON
CR<2>
ENSI
STA
STO
SI
AA
CR<2:0>
Clock rate bits
CR<2:0> = 000, 100KHz bit rate
CR<2:0> = 001, 3.75kHz bit rate
CR<2:0> = 010, 150KHz bit rate
CR<2:0> = 011, 200KHz bit rate
CR<2:0> = 100, 25KHz bit rate
CR<2:0> = 101, 1.875KHz bit rate
CR<2:0> = 110, 37.5KHz bit rate
CR<2:0> = 111, 50KHz bit rate
Table 4 SFR Bit description
BIT1
BIT0
PW0V<1>
PW0V<0>
PW1V<1>
PW1V<0>
PW2V<1>
PW2V<0>
PW3V<1>
PW3V<0>
ROMBK<1> ROMBK<0>
ADR<0>
GC
CR<1>
CR<0>
RESET
40H
40H
40H
40H
00H
00H
00H
1999 Sep 28
20

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]