DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

82541ER 查看數據表(PDF) - Intel

零件编号
产品描述 (功能)
生产厂家
82541ER Datasheet PDF : 51 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
3.0
3.1
3.2
82541ER Gigabit Ethernet Controller
Signal Descriptions
Signal Type Definitions
The signals of the 82541ER controller are electrically defined as follows:
Name
I
O
TS
STS
OD
A
P
Definition
Input. Standard input only digital signal.
Output. Standard output only digital signal.
Tri-state. Bi-directional tri-state digital input/output signal.
Sustained Tri-state. An active low tri-state signal owned and driven by only one agent at a
time. The agent that drives an STS pin low must drive it high for at least one clock before letting
it float. A new agent cannot start driving an STS signal any sooner than one clock after the
previous owner tri-states it. A pullup is required to sustain the inactive state until another agent
drives it, and must be provided by the central resource.
Open Drain. Wired-OR with other agents.
The signaling agent asserts the OD signal, but the signal is returned to the inactive state by a
weak pull-up resistor. The pull-up resistor may require two or three clock periods to fully restore
the signal to the de-asserted state.
Analog. PHY analog data signal.
Power. Power connection, voltage reference, or other reference connection.
PCI Bus Interface Signals (56)
When the Reset signal (RST#) is asserted, the 82541ER will not drive any PCI output or bi-
directional pins.
7

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]