T28F016SA-150 查看數據表（PDF） - Intel

零件编号

产品描述 (功能)

生产厂家

T28F016SA-150

16-MBIT (1 MBIT X 16, 2 MBIT X 8) FlashFile™ MEMORY

Intel 

E

28F016SA

5.3 Timing Nomenclature

All 3.3V system timings are measured from where signals cross 1.5V.

For 5.0V systems use the standard JEDEC cross point definitions.

Each timing parameter consists of five characters. Some common examples are defined below:

tCE tELQV time(t) from CE# (E) going low (L) to the outputs (Q) becoming valid (V)

tOE tGLQV time(t) from OE# (G) going low (L) to the outputs (Q) becoming valid (V)

tACC tAVQV time(t) from address (A) valid (V) to the outputs (Q) becoming valid (V)

tAS tAVWH time(t) from address (A) valid (V) to WE# (W) going high (H)

tDH tWHDX time(t) from WE# (W) going high (H) to when the data (D) can become undefined (X)

Pin Characters

A

Address Inputs

D

Data Inputs

Q

Data Outputs

E

CE# (Chip Enable)

F

BYTE# (Byte Enable)

G

OE# (Output Enable)

W

WE# (Write Enable)

P

RP# (Deep Power-Down Pin)

R

RY/BY# (Ready Busy)

V

Any Voltage Level

Y

3/5# Pin

5V

VCC at 4.5V Minimum

3V

VCC at 3.0V Minimum

Pin States

H

High

L

Low

V

Valid

X

Driven, but not necessarily valid

Z

High Impedance

23

Share Link: