4.5Ω/20Ω, 300MHz Bandwidth, Dual SPDT
Analog Switches in UCSP
Test Circuits/Timing Diagrams (continued)
RS
IN+
RS
IN-
NC1 OR
NO1
MAX4717
COM1
NC2 OR
NO2
COM2
RISE TIME DELAY = |tINRISE - tOUTRISE|
FALL TIME DELAY = |tINFALL - tOUTFALL|
OUT+ RISE TIME TO FALL TIME MISMATCH = |tOUTFALL - tOUTRISE|
CL
OUT-
CL
IN1
IN2
VIL TO VIH
V+
VIN+
50%
0V
V+
VIN-
50%
0V
V+
VOUT+
50%
0V
V+
VOUT-
50%
0V
tSKEW
Figure 3. Output Signal Skew
tINFALL
90%
10%
tOUTFALL
90%
10%
tINRISE
90%
10%
tOUTRISE
90%
10%
12 ______________________________________________________________________________________