DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

KS8695P 查看數據表(PDF) - Micrel

零件编号
产品描述 (功能)
生产厂家
KS8695P Datasheet PDF : 42 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Micrel, Inc.
Features
The CENTAUR KS8695P featuring XceleRouter
technology is a single-chip, multi-port PCI "gateway-on-
a-chip" with all the key components integrated for a high-
performance and low-cost broadband gateway.
ARM9 High-Performance CPU Core
– ARM9 core at 166MHz
– 8KB I-cache and 8KB D-cache
– Memory management unit (MMU) for Linux and WinCE
– 32-bit ARM and 16-bit thumb instruction sets for
smaller memory footprints
33MHz 32-Bit PCI Interface
– Version PCI 2.1
– Supports bus mastership or guest-mode
– Supports normal and memory-mapped I/O
– Support for miniPCI and cardbus peripherals
Integrated Ethernet Transceivers and Switch Engine
– Five 10/100 Ethernet transceivers and ve MACs (1P
for WAN interface, 4P for LAN switching)
– 100BASE-FX mode option on the WAN port and one
LAN port
– Automatic MDI/MDI-X crossover on all ports
– Wire-speed, non-blocking switch
– 802.1Q tag-based VLAN (16 VLANs, full range VID)
– Port-based VLAN
– QoS/CoS packet prioritization support: per port, 802.1p,
and DiffServ-based
– 64KB on-chip frame buffer SRAM
– VLAN ID and 802.1P tag/untag option per port
– 802.1D Spanning Tree Protocol support
– Programmable rate-limiting per port: 0Mbps to
100Mbps, ingress and egress, rate options for high and
low priority
– Extensive MIB counter management support
– IGMP snooping for multicast packet ltering
– Dedicated 1K entry look-up engine
– Port mirroring/monitoring/snifng
– Broadcast and multicast storm protection with % control
global and per port basis
– Full- and half-duplex ow control
XceleRouter Technology
– TCP/UDP/IP packet header checksum generation to
ofoad CPU tasks
– IPv4 packet ltering on checksum errors
– Automatic error packet discard
– DMA engine with burst-mode support for efcient
WAN/LAN data transfers
– FIFOs for back-to-back packet transfers
KS8695P
Memory and External I/O Interfaces
– 8/16/32-bit wide shared data path for Flash, ROM,
SRAM, SDRAM, and external I/O
– Total memory space up to 64MB
– Intel®/AMD®-type Flash support
Peripheral Support
– 8/16/32-bit external I/O interface supporting PCMCIA or
generic CPU/DSP host I/F
– Sixteen general purpose input/output (GPIO)
– Two 32-bit timer counters (one watchdog)
– Interrupt controller
System Design
– Up to 166MHz CPU and 125MHz bus speed
– 289 PBGA package (19mm x 19mm) saving board real
estate
– Two power supplies: 1.8V core and Ethernet RX
supply, 3.3V I/O and Ethernet TX supply
– Built-in LED controls
Debugging
– ARM9 JTAG debug interface
– UART for console port or modem back-up
Power Management
– CPU and system clock speed step-down options
– Low-power Ethernet transceivers
– Per port power-down and Ethernet transmit disable
Reference Hardware and Software Evaluation Kit
– Hardware evaluation board (passes class B EMI)
– Board support package including rmware source
codes, Linux kernel, and software stacks
– Complete hardware and software reference designs
available
Applications
Multi-port wireless VoIP gateway
Wireless mesh network node
RG + combo 802.11 a/b/g/n access point
Multimedia gateway
Digital audio access point
Network storage element
Multi-port broadband gateway
Multi-port rewall and VPN appliances
Combination wireless and wireline gateway
Fiber-to-the-home managed CPE
May 2006
2
M9999-051806

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]