AD8230 查看數據表（PDF） - Analog Devices
零件编号
产品描述 (功能)
生产厂家
AD8230 Datasheet PDF : 16 Pages
| |||
AD8230
0
–1
–2
–3
RF = 100kΩ, RG = 1kΩ
–4
RF = 10kΩ, RG = 100Ω
–5
–50
0
50
100
150
TEMPERATURE (°C)
Figure 33. Effect of Feedback Resistor on Offset Voltage Drift
LEVEL-SHIFTING THE OUTPUT
A reference voltage, as shown in Figure 34, can be used to
level-shift the output. The reference voltage, VR, is limited to
−VS + 3.5 V to +VS − 2.5 V. (For G < 10, the reference voltage
range is limited to −VS + 4.24 V to +VS – 2.75 V.) Otherwise, it
is nominally tied to midsupply. The voltage source used to level-
shift the output should have a low output impedance to avoid
contributing to gain error. In addition, it should be able to
source and sink current. To minimize offset voltage, the VREF
pins should be connected either to the local ground or to a
reference voltage source that is connected to the local ground.
+VS
–VS
0.1µF
0.1µF
2
4
1
AD8230 8
5
7
6
3
RF
VOUT
RG
VR
Figure 34. Level-Shifting the Output
The output can also be level-shifted by adding a resistor, RO, as
shown in Figure 35. The benefit is that the output can be level-
shifted to as low as 100 mV of the negative supply rail and to as
high as 200 mV of the positive supply rail, increasing unipolar
output swing. This can be useful in applications, such as strain
gauges, where the force is only applied in one direction. Another
benefit of this configuration is that a supply rail can be used for
VR’ eliminating the need to add an additional external reference
voltage.
The gain changes with the inclusion of RO. The full expression is
( ) VOUT
=
2 ⎜⎜⎝⎛
RF
RG || RO
+ 1⎟⎟⎠⎞VIN
−
RF
RO
VR'
= 2⎜⎜⎝⎛ RF
RG + RO
RG RO
+ 1⎟⎟⎠⎞VIN
−
RF
RO
VR'
(3)
The following steps can be taken to set the gain and level-shift
the output:
1. Select an RF value. Table 5 shows RF values for various gains.
2. Solve for RO using Equation 4.
RO
= − VR' × RF
VDESIRED −LEVEL
(4)
where:
VR’ is a voltage source, such as a supply voltage.
VDESIRED-LEVEL is the desired output bias voltage.
3. Solve for RG.
RG
=
⎜⎛ Gain
RO
−1⎟⎞ RO
−1
(5)
⎝ 2 ⎠ RF
+VS
–VS
0.1µF
0.1µF
2
4
1
AD8230
5
7
6
3
8
VOUT
RF
RG
RO
VR'
Figure 35. Level-Shifting the Output Without an
Additional Voltage Reference
+5V
–5V
0.1µF
2
4
1
AD8230
5
7
6
3
0.1µF
8
VOUT
9.76kΩ
203Ω 10.2kΩ
+5V
Figure 36. An AD8230 with its Output Biased at −4.8 V;
G = 100; VDESIRED-LEVEL = −4.8 V
SOURCE IMPEDANCE AND INPUT SETTLING TIME
The input stage of the AD8230 consists of two actively driven,
differential switched capacitors, as described in Figure 30 and
Figure 31. Differential input signals are sampled on CSAMPLE such
that the associated parasitic capacitances, 70 pF, are balanced
between the inputs to achieve high common-mode rejection.
On each sample period (approximately 85 μs), these parasitic
capacitances must be recharged to the common-mode voltage
by the signal source impedance (10 kΩ maximum). If resistors
and capacitors are used at the input of the AD8230, care should
be taken to maintain close match to maximize CMRR.
Rev. B | Page 12 of 16
Share Link: 