MPC7447A 查看數據表（PDF） - Freescale Semiconductor

零件编号

产品描述 (功能)

生产厂家

MPC7447A

RISC Microprocessor Hardware Specifications

Freescale Semiconductor 

Electrical and Thermal Characteristics

Table 8. Clock AC Timing Specifications

At recommended operating conditions. See Table 4.

Maximum Processor Core Frequency

Characteristic

Symbol 1000 MHz 1267 MHz 1333 MHz 1420 MHz Unit Notes

Min Max Min Max Min Max Min Max

Processor core frequency

VCO frequency

SYSCLK frequency

SYSCLK cycle time

SYSCLK rise and fall time

SYSCLK duty cycle measured at

OVDD/2

SYSCLK cycle-to-cycle jitter

fcore 600 1000 600 1267 600 1333 600 1420 MHz 1, 8, 9

fVCO 1200 2000 1200 2533 1200 2667 1200 2840 MHz 1, 9

fSYSCLK 33 167 33 167 33 167 33 167 MHz 1, 2, 8

tSYSCLK 6.0 30 6.0 30 6.0 30 6.0 30 ns

2

tKR, tKF — 1.0 — 1.0 — 1.0 — 1.0 ns

3

tKHKL/ 40 60 40 60 40 60 40 60 %

4

tSYSCLK

— 150 — 150 — 150 — 150 ps 5, 6

Internal PLL relock time

— 100 — 100 — 100 — 100 μs 7

Notes:

1. Caution: The SYSCLK frequency and PLL_CFG[0:4] settings must be chosen such that the resulting SYSCLK (bus)

frequency, processor core frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum

operating frequencies. Refer to the PLL_CFG[0:4] signal description in Section 9.1.1, “PLL Configuration,” for valid

PLL_CFG[0:4] settings.

2. Assumes a lightly-loaded, single-processor system.

3. Rise and fall times for the SYSCLK input measured from 0.4 to 1.4 V.

4. Timing is guaranteed by design and characterization.

5. Guaranteed by design.

6. The SYSCLK driver’s closed loop jitter bandwidth should be less than 1.5 MHz at –3 dB.

7. Relock timing is guaranteed by design and characterization. PLL relock time is the maximum amount of time required

for PLL lock after a stable VDD and SYSCLK are reached during the power-on reset sequence. This specification also

applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that HRESET

must be held asserted for a minimum of 255 bus clocks after the PLL relock time during the power-on reset sequence.

8. Caution: If DFS is enabled, the SYSCLK frequency and PLL_CFG[0:4] settings must be chosen such that the

resulting processor frequency is greater than or equal to the minimum core frequency.

9. Caution: These values specify the maximum processor core and VCO frequencies when the device is operated at

the nominal core voltage. If operating the device at the derated core voltage, the processor core and VCO frequencies

must be reduced. See Section 5.3, “Voltage and Frequency Derating,” for more information.

Figure 3 provides the SYSCLK input timing diagram.

SYSCLK

VM

VM

VM CVIL

CVIH

tKHKL

tKR

tKF

tSYSCLK

VM = Midpoint Voltage (OVDD/2)

Figure 3. SYSCLK Input Timing Diagram

MPC7447A RISC Microprocessor Hardware Specifications, Rev. 5

Freescale Semiconductor

15

Share Link: