73K224BL-IH/F 查看數據表（PDF） - Teridian Semiconductor Corporation

零件编号

产品描述 (功能)

生产厂家

73K224BL-IH/F

V.22bis, V.22, V.21, Bell 212A, 103 Single-Chip Modem w/ Integrated Hybrid

Teridian Semiconductor Corporation 

73K224BL

V.22bis, V.22, V.21, Bell 212A, 103

Single-Chip Modem w/ Integrated Hybrid

DATA SHEET

CONTROL REGISTER 2

CR2 D7

D6

D5

D4

ADDR 0

100

SPEC REG CALL INIT TRANSMIT S1

ACCESS

D3

16 WAY

D2

RESET

DSP

D1

TRAIN

INHIBIT

D0

EQUALIZER

ENABLE

BIT

NAME

CONDITION DESCRIPTION

D0

Equalizer

0

The adaptive equalizer is in its initialized state.

Enable

1

The adaptive equalizer is enabled. This bit is used in

handshakes to control when the equalizer should calculate

its coefficients.

D1

Train Inhibit

0

The adaptive equalizer is active.

1

The adaptive equalizer coefficients are frozen.

D2

RESET DSP

0

The DSP is inactive and all variables are initialized.

1

The DSP is running based on the mode set by other control

bits.

D3

16 Way

0

The receiver and transmitter are using the same decision

plane (based on the modulator control mode).

1

The receiver, independent of the transmitter, is forced into a

16 point decision plane. Used for QAM handshaking.

D4

Transmit S1

0

The transmitter when placed in alternating mark/space

mode transmits 0101...... scrambled or not dependent on

the bypass scrambler bit.

1

When this bit is 1 and only when the transmitter is placed in

alternating mark/space mode by CR1 bits D7, D6, and in

DPSK or QAM, an unscrambled repetitive double di-bit

pattern of 00 and 11 at 1200 bit/s (S1) is sent.

D5

Call Init

0

The DSP is set-up to do demodulation and pattern

detection based on the various mode bits. Both answer

tones are detected in demodulation mode concurrently; TR-

D0 is ignored.

1

The DSP decodes unscrambled mark, answer tone and call

progress tones.

D6

Special

0

Normal CR3 access.

Register

Access

1

Setting this bit and addressing CR3 allows access to the

special register (see the special register for details).

D7

Not used at this time

0

Only write zero to this bit.

Page: 17 of 33

© 2005, 2008 TERIDIAN Semiconductor Corporation

Rev 7.1

Share Link: