AD9139(Rev0) 查看數據表（PDF） - Analog Devices

零件编号

产品描述 (功能)

生产厂家

AD9139
(Rev.:Rev0)

16-Bit, 1600 MSPS, TxDAC+ Digital-to-Analog Converter

Analog Devices 

Data Sheet

Interface Timing Requirements

The following example shows how to calculate the optimal

delay at the data source to achieve the best sampling timing in

the delay line interface mode:

• fDCI = 200 MHz

• Delay setting = 0

The shadow area in Figure 33 is the interface setup and hold

time window set to 0. To optimize the interface timing, this

window must be placed in the middle of the data transitions.

Because the input is double data rate, the available data period

is 2.5 ns. Therefore, the optimal data bus delay, with respect to

the DCI signal at the data source, can be calculated as

t DELAY

=

(| tS

| + |tH

2

|) − tDATAPERIOD

2

= 1.38 −1.25 = 0.13 ns

AD9139

SPI Sequence to Enable Delay Line-Based Mode

Use the following SPI sequence to enable the delay line-based

mode:

1. 0x5E → 0x00 /* Configure the delay

setting */

2. 0x5F → 0x60

3. 0x0D → 0x16 /* DC couple DCI */

4. 0x0A → 0x00 /* Turn off DLL and duty

cycle correction */

Rev. 0 | Page 23 of 56

Share Link: