ADN2817ACPZ(RevG) 查看數據表（PDF） - Analog Devices

零件编号

产品描述 (功能)

生产厂家

ADN2817ACPZ
(Rev.:RevG)

Continuous Rate 10 Mbps to 2.7 Gbps Clock and Data Recovery ICs

Analog Devices 

ADN2817/ADN2818

I2C-INTERFACE TIMING AND INTERNAL REGISTER DESCRIPTION

SLAVE ADDRESS [6:0]

1

A5

0

0

0

0

0

MSB = 1 SET BY

PIN 19

Figure 18. Slave Address Configuration

R/W

CTRL.

X

0 = WR

1 = RD

Data Sheet

S SLAVE ADDR, LSB = 0 (WR) A(S) SUB ADDR A(S) DATA A(S)

Figure 19. I2C Write Data Transfer

DATA A(S) P

S SLAVE ADDR, LSB = 0 (WR) A(S) SUB ADDR A(S) S SLAVE ADDR, LSB = 1 (RD) A(S) DATA A(M)

DATA A(M) P

S = START BIT

A(S) = ACKNOWLEDGE BY SLAVE

P = STOP BIT

A(M) = LACK OF ACKNOWLEDGE BY MASTER

A(M) = ACKNOWLEDGE BY MASTER

Figure 20. I2C Read Data Transfer

START BIT

SDA

SLAVE ADDRESS

A6

A5

SUB ADDRESS

A7

A0

DATA

D7

D0

STOP BIT

SCK

S

SLADDR[4:0]

WR ACK

SUB ADDR[6:1]

ACK

Figure 21. I2C Data Transfer Timing

DATA[6:1]

ACK

P

tF

SDA

SCK

S

tSU;DAT

tHD;STA

tR

tF

tLOW

tSU;STO

tHD;STA

tHD;DAT

tHIGH tSU;STA

S

Figure 22. I2C Port Timing Diagram

tBUF

tR

P

S

Rev. G | Page 14 of 38

Share Link: