AM79C961A(1996) 查看數據表（PDF） - Advanced Micro Devices

零件编号

产品描述 (功能)

生产厂家

AM79C961A
(Rev.:1996)

PCnet™-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA

Advanced Micro Devices 

PRELIMINARY

SHFBUSY

Shift Busy

Input/Output

This pin indicates that a read from the external

EEPROM is in progress. It is active only when data is

being shifted out of the EEPROM due to a hardware

RESET or assertion of the EE_LOAD bit (ISACSR3, bit

14). If this pin is left unconnected or pulled low with a

pull-down resistor, an EEPROM checksum error is

forced. Normally, this pin should be connected to VCC

through a 10K Ω pull-up resistor.

EECS

EEPROM CHIP SELECT

Output

This signal is asserted when read or write accesses

are being performed to the EEPROM. It is controlled by

ISACSR3. It is driven at Reset during EEPROM Read.

SLEEP

Sleep

Input

When SLEEP pin is asserted (active LOW), the

PCnet-ISA II controller performs an internal system

reset and proceeds into a power savings mode. All

outputs will be placed in their normal reset condition.

All PCnet-ISA II controller inputs will be ignored except

for the SLEEP pin itself. Deassertion of SLEEP results

in the device waking up. The system must delay the

starting of the network controller by 0.5 seconds to

allow internal analog circuits to stabilize.

XTAL1

Crystal Connection

Input

The internal clock generator uses a 20 MHz crystal that

is attached to pins XTAL1 and XTAL2. Alternatively, an

external 20 MHz CMOS-compatible clock signal can be

used to drive this pin. Refer to the section on External

Crystal Characteristics for more details.

XTAL2

Crystal Connection

Output

The internal clock generator uses a 20 MHz crystal that

is attached to pins XTAL1 and XTAL2. If an external

clock is used, this pin should be left unconnected.

Am79C961A

19

Share Link: