DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AN82527 查看數據表(PDF) - Unspecified

零件编号
产品描述 (功能)
生产厂家
AN82527 Datasheet PDF : 58 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
IA82527
CAN Serial Communications Controller
Data Sheet
December 20, 2012
Table 3. Pin/Signal Descriptions (Continued)
Signal
ste
Pin
Name
PLCC
a3/ad3/ste
43
PQFP
37
Description
synchronization transmission enable. Input. Serial
interface Mode. The logic level at the ste pin enables
the transmission of the synchronization bytes through
the IA82527 miso pin while the master device
transmits the Address and Control Byte as follows:
When a logic 0 is placed on the ste pin, the
synchronization bytes sent through the miso pin are
00H and 00H.
When a logic 1 is placed on the ste pin, the
synchronization bytes sent through the miso pin are
AAH and 55H.
The IA82527 sends the synchronization bytes after the
cs_n signal has been asserted
tx0
tx0
26
20 Transmit (tx), lines 0 and 1. Output (push-pull). Pins
tx1
tx1
25
19 tx0 and tx1 are the outputs from the IA82527 to the
CAN bus lines.
VCC
VCC/2
VCC
int_n/ VCC/2
During a recessive bit, tx0 is high and tx1 is low.
During a dominant bit, tx0 is low and tx1 is high.
1
39 Power (VCC). This pin provides power for the IA82527
device. It must be connected to a +5V DC power
source.
24
18 Reference Voltage, ISO Physical Layer (VCC/2).
Output. The VCC/2 pin provides a reference voltage for
the ISO low-speed physical layer:
VSS1
VSS2
wr_n
VSS1
23
VSS2
20
wr_n/wrl_n/r-w_n 7
2.38V DC (minimum) to 2.60V DC (maximum)
(VCC = +5.0V; IOUT ≤ 75 μA)
1.46V DC (minimum) to 1.688V DC (maximum)
(VCC = +3.3V; IOUT ≤ 75 μA)
This pin only functions as VCC/2 when the MUX bit of
the CPU Interface Register (02H) is 1.
17 Ground, Digital (VSS1). This pin provides the digital
ground (0V) for the IA82527. It must be connected to
a VSS board plane.
14 Ground, Analog (VSS2). This pin provides the ground
(0V) for the IA82527 analog comparator. It must be
connected to a VSS board plane.
1 write. Input. Active Low. Mode 0. When wr_n is
asserted (low), it signals a write cycle.
IA211080504-07
Page 23 of 58
http://www.innovasic.com
Customer Support:
(888) 824-4184

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]