DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

XRD9815 查看數據表(PDF) - Exar Corporation

零件编号
产品描述 (功能)
生产厂家
XRD9815 Datasheet PDF : 44 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
XRD9815
ELECTRICAL CHARACTERISTICS (CONT’D)
Test Conditions: AVDD=DVDD=5.0V, ADCCLK=12MHz, TA=25°C unless otherwise specified.
Symbol Parameter
Min.
Typ.
Max.
Unit Conditions
TIMING SPECIFICATIONS
tcr3
3-Channel Conversion Period
250
222
ns
ns ADCCLK = 13.5MHz
tcr1
1-Channel Conversion Period
111
ns
tpwb
BSAMP Pulse Width
20
ns
tbvf
BSAMP falling edge to VSAMP
45
falling edge.
70
ns 1-Channel CDS Mode
ns
3-Channel CDS Mode
tvbf
VSAMP falling edge to BSAMP
65
falling edge.
75
ns 1-Channel CDS Mode
ns
3-Channel CDS Mode
tvfcr
VSAMP falling edge delay from 20
ns
rising ADCCLK. (All modes ex-
cept 1 Channel S/H).
tpwv
VSAMP Pulse Width
20
ns
tbfcr
BSAMP falling edge delay from 10
ns
rising ADCCLK
taclk
ADCCLK Pulse Width
55.5
41.5
37
ns
1-Channel S/H Mode
ns
3-Channel CDS Mode
ns
ADCCLK = 13.5MHz
tcp1
ADCCLK Period (1 Ch. Mode)
111
ns
tcp3
ADCCLK Period (3 Ch. Mode)
83
74
ns
ns
ADCCLK = 13.5MHz
tstl
PGA Settling Time for accurate 55
ns
ADC Sampling
ts
SYNCH Rising, Falling Setup
15
ns
th
SYNCH Rising, Falling Hold
15
ns
tap
Aperture Delay
5
ns
VSAMP TIMING OPTION #1
tvrcf
VSAMP rising edge delay from
15
falling ADCCLK (Note 1)
ns
tvrcr is not required,
Config REG #1, PB0=0
VSAMP TIMING OPTION #2, Config Reg #1, PB0=1
tvrcr
VSAMP rising edge delay from
15
rising ADCCLK (Note 1)
ns tvrcf is not required
Config REG #1, PB0=1
Rev. 5.10
8

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]