80960JA 查看數據表（PDF） - Intel

零件编号

产品描述 (功能)

生产厂家

80960JA

3.3 V EMBEDDED 32-BIT MICROPROCESSOR

Intel 

80960JA/JF/JD/JT 3.3 V Microprocessor

Table 5.

Pin Description — Interrupt Unit Signals

NAME

TYPE

DESCRIPTION

XINT7:0

NMI

I

A(E/L)

I

A(E)

EXTERNAL INTERRUPT pins are used to request interrupt service. The XINT7:0

pins can be configured in three modes:

Dedicated Mode: Each pin is assigned a dedicated interrupt level. Dedicated inputs

can be programmed to be level (low) or edge (falling) sensitive.

Expanded Mode: All eight pins act as a vectored interrupt source. The interrupt pins

are level sensitive in this mode.

Mixed Mode: The XINT7:5 pins act as dedicated sources and the XINT4:0 pins act

as the five most significant bits of a vectored source. The least significant bits of the

vectored source are set to 0102 internally.

Unused external interrupt pins should be connected to VCC.

NON-MASKABLE INTERRUPT causes a non-maskable interrupt event to occur.

NMI is the highest priority interrupt source and is falling edge-triggered. If NMI is

unused, it should be connected to VCC.

Advance Information Datasheet

21

Share Link: