SAA7201H/C1/S1 查看數據表（PDF） - Philips Electronics
零件编号
产品描述 (功能)
生产厂家
SAA7201H/C1/S1 Datasheet PDF : 36 Pages
| |||
Philips Semiconductors
Integrated MPEG2 AVG decoder
Objective specification
SAA7201
System time base unit
The system time base unit serves as a timing master for all
internal processes. It consists of two 24-bit wide System
Time Clock (STC) counters, running at 90 kHz. The STCs
will be used as internal synchronization reference for audio
and video.The contents of the STC can be loaded by the
external CPU which should insure that the phase of the
SAA7201 internal STC is identical to the main system time
clock in the system demultiplexer. The CPU should correct
for possible latency problems.
Because two counters are implemented, the previous time
base reference which might still be required as reference
for some time in case of time base discontinuity, can be
maintained. Thus all information for audio/video
synchronization is available in the decoder chip and only
minor support of the external controller is required.
The synchronization of graphics for e.g. subtitling, should
be controlled by the external CPU.
Video input buffer and synchronization control
The size and position of the video input buffer in the
external SDRAM is programmable. By default 2.6 Mbit/s
are reserved for the video input buffer but in principle any
other value can be programmed. The current fullness of
the video input buffer can be monitored by the CPU and an
internal interrupt will be generated is case of either near
over- or near underflow.
Data retrieval from the input buffer can be controlled by
DTS time stamps parsed from the PES or MPEG1 packet
stream. For those frames where no DTS time stamp is
present in the video bitstream a DTS is emulated by the
SAA7201.
Obviously this emulation mode can also be used when the
input stream is a video elementary stream (ES). The latter
case should be handled by start and stop decode
commands from the CPU.
The external CPU can select to retrieve the video PES
header and/or video PES private data for further software
processing.
Audio input buffer and synchronization control
The audio input buffer and synchronization control
basically behaves identical to its video counter part.
The default buffer size is 64 kbit in this case.
Synchronization will be controlled by PTS time stamps in
the audio Packetized Elementary Stream. Also in this case
an PTS emulation or a free running start/stop controlled
mode are supported.
Audio decoder
A functional block diagram for the audio decoding part is
depicted in Fig.5.
handbook, full pagewidth
BUFFER AND
SYNC UNIT
DRAM-bus
81 MHz
AUDIO
CLOCK
GENERATOR
MPEG
AUDIO
DECODER
Sony or
+
OUTPUT
INTERFACE
I2S-bus
SPDIF
AUDIO
BEEP
Audio decoding unit
MGD325
Fig.5 Audio decoding unit.
1997 Jan 29
13
Share Link: 