DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CDB5366(2007) 查看數據表(PDF) - Cirrus Logic

零件编号
产品描述 (功能)
生产厂家
CDB5366
(Rev.:2007)
Cirrus-Logic
Cirrus Logic Cirrus-Logic
CDB5366 Datasheet PDF : 41 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
SWITCHING SPECIFICATIONS - CONTROL PORT - SPI TIMING
Inputs: Logic 0 = DGND, Logic 1 = VLC, CDOUT CL = 30 pF
Parameter
CCLK Clock Frequency
RST Rising Edge to CS Falling
CS Falling to CCLK Edge
CS High Time Between Transmissions
CCLK Low Time
CCLK High Time
CDIN to CCLK Rising Setup Time
CCLK Rising to DATA Hold Time
CCLK Falling to CDOUT Stable
Rise Time of CDOUT
Fall Time of CDOUT
Rise Time of CCLK and CDIN
Fall Time of CCLK and CDIN
(Note 1)
(Note 2)
(Note 2)
Symbol
fsck
tsrs
tcss
tcsh
tscl
tsch
tdsu
tdh
tpd
tr1
tf1
tr2
tf2
Min
0
20
20
1.0
66
66
40
15
-
Max
6.0
-
50
25
100
Notes:
1. Data must be held for sufficient time to bridge the transition time of CCLK.
2. For fsck <1 MHz
CS5366
Units
MHz
ns
μs
ns
RST
tsrs
CS
tcss
tsch
tscl
tcsh
tr2
CCLK
tf2
tdsu
tdh
CDIN
tpd
CDOUT
Figure 6. SPI Timing
18
DS626F2

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]