DSP56374 查看數據表（PDF） - Motorola => Freescale

零件编号

产品描述 (功能)

生产厂家

DSP56374

24-Bit Audio Digital Signal Processor

Motorola => Freescale 

Signal Groupings

Table 10. Enhanced Serial Audio Interface Signals (Continued)

Signal Name Signal Type

FST

Input or output

State during

Reset

Signal Description

GPIO

disconnected

Frame Sync for Transmitter—This is the transmitter frame

sync input/output signal. For synchronous mode, this

signal is the frame sync for both transmitters and

receivers. For asynchronous mode, FST is the frame sync

for the transmitters only. The direction is determined by the

transmitter frame sync direction (TFSD) bit in the ESAI

transmit clock control register (TCCR).

PC4

SCKR

PC0

SCKT

PC3

Input, output, or

disconnected

Port C4—When the ESAI is configured as GPIO, this

signal is individually programmable as input, output, or

internally disconnected.

The default state after reset is GPIO disconnected.

Input or output

Internal Pull down resistor.

This input is 5 V tolerant.

GPIO

disconnected

Receiver Serial Clock—SCKR provides the receiver serial

bit clock for the ESAI. The SCKR operates as a clock input

or output used by all the enabled receivers in the

asynchronous mode (SYN=0), or as serial flag 0 pin in the

synchronous mode (SYN=1).

Input, output, or

disconnected

When this pin is configured as serial flag pin, its direction is

determined by the RCKD bit in the RCCR register. When

configured as the output flag OF0, this pin will reflect the

value of the OF0 bit in the SAICR register, and the data in

the OF0 bit will show up at the pin synchronized to the

frame sync in normal mode or the slot in network mode.

When configured as the input flag IF0, the data value at

the pin will be stored in the IF0 bit in the SAISR register,

synchronized by the frame sync in normal mode or the slot

in network mode.

Port C0—When the ESAI is configured as GPIO, this

signal is individually programmable as input, output, or

internally disconnected.

The default state after reset is GPIO disconnected.

Input or output

Input, output, or

disconnected

Internal Pull down resistor.

This input is 5 V tolerant.

GPIO

disconnected

Transmitter Serial Clock—This signal provides the serial

bit rate clock for the ESAI. SCKT is a clock input or output

used by all enabled transmitters and receivers in

synchronous mode, or by all enabled transmitters in

asynchronous mode.

Port C3—When the ESAI is configured as GPIO, this

signal is individually programmable as input, output, or

internally disconnected.

The default state after reset is GPIO disconnected.

Internal Pull down resistor.

This input is 5 V tolerant.

12

PRELIMINARY

Freescale Semiconductor

Share Link: