IDT7205S17J 查看數據表（PDF） - Integrated Device Technology

零件编号

产品描述 (功能)

生产厂家

IDT7205S17J

HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM

Integrated Device Technology 

IDT7025S/L

HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM

MILITARY AND COMMERCIAL TEMPERATURE RANGES

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING (M/S = VIH)(1)

ADDR"A"

and "B"

ADDRESSES MATCH

CE"A"

tAPS(2)

CE"B"

tBAC

BUSY"B"

tBDC

2683 drw 15

WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING

S (M/ = VIH)(1)

ADDR"A"

tAPS (2)

ADDRESS "N"

ADDR"B"

MATCHING ADDRESS "N"

tBAA

tBDA

BUSY"B"

2683 drw 16

NOTES:

1. All timing is the same for left and right ports. Port “A” may be either the left or right port. Port “B” is the port opposite from “A”.

2. If tAPS is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1)

Symbol

Parameter

IDT7025X15

Com'l. Only

Min. Max.

IDT7025X17

Com'l. Only

Min. Max.

INTERRUPT TIMING

tAS

Address Set-up Time

0

—

0

—

tWR

Write Recovery Time

0

—

0

—

tINS

Interrupt Set Time

—

15

—

15

tINR

Interrupt Reset Time

—

15

—

15

IDT7025X20

Min. Max.

0

—

0

—

—

20

—

20

IDT7025X25

Min. Max. Unit

0

— ns

0

— ns

—

20 ns

—

20 ns

Symbol

Parameter

INTERRUPT TIMING

tAS

Address Set-up Time

tWR

Write Recovery Time

tINS

Interrupt Set Time

tINR

Interrupt Reset Time

NOTE:

1. "X" in part numbers indicates power rating (S or L).

IDT7025X35

Min. Max.

IDT7025X55

Min. Max.

IDT7025X70

Mil. Only

Min. Max. Unit

0

—

0

—

0

— ns

0

—

0

—

0

— ns

—

25

—

40

—

50 ns

—

25

—

40

—

50 ns

2683 tbl 16

6.16

14

Share Link: