IMX51A 查看數據表（PDF） - Freescale Semiconductor

零件编号

产品描述 (功能)

生产厂家

IMX51A

i.MX51A Automotive and Infotainment Applications Processors

Freescale Semiconductor 

Electrical Characteristics

Table 11. Absolute Maximum Ratings

Parameter Description

Symbol

Min

Max

Unit

Peripheral Core Supply Voltage

VCC

–0.3

1.35

V

ARM Core Supply Voltage

Supply Voltage (UHVIO, I2C)

Supply Voltage (except UHVIO, I2C)

VDDGP

–0.3

1.15

V

Supplies denoted as I/O Supply –0.5

3.6

V

Supplies denoted as I/O Supply –0.5

3.3

V

USB VBUS

VBUS

—

5.25

V

Input/Output Voltage Range

Vin/Vout

–0.5

OVDD +0.31

V

ESD Damage Immunity:

Vesd

V

Human Body Model (HBM)

Charge Device Model (CDM)

—

2000

—

500

Storage Temperature Range

TSTORAGE

–40

125

oC

Junction Temperature

TJ

—

1252

oC

1 The term OVDD in this section refers to the associated supply rail of an input or output. The association is described in

Table 127 on page 152. The maximum range can be superseded by the DC tables.

2 During the life of the device, TJ must be limited to a cumulative of 2% of the time over 105oC.

Table 12 provides the thermal resistance data.

Table 12. Thermal Resistance Data

Rating

Board

Symbol

Value

Unit

Junction to Case1, 19 x 19 mm package

—

RθJC

6

°C/W

1 Rjc-x per JEDEC 51-12: The junction-to-case thermal resistance. The “x” indicates the case surface where Tcase is measured

and through which 100% of the junction power is forced to flow due to the cold plate heat sink fixture placed either at the top (T)

or bottom (B) of the package, with no board attached to the package.

Table 13 shows the i.MX51A operating ranges.

Table 13. i.MX51A Operating Ranges

Symbol

Parameter

Minimum1 Nominal2 Maximum1 Unit

VDDGP

MCIMX51xA products

ARM core supply voltage

0 < fARM ≤ 600 MHz

ARM core supply voltage

Stop mode

0.95

1.0

1.1

V

0.92

0.95

1.05

V

VCC

Peripheral supply voltage High Performance

1.175

1.225

1.275

V

MCIMX51xA products Mode (HPM) The clock frequencies are derived

from AXI and AHB buses using 133 or 166 MHz

(as needed). The DDR clock rate is 200 MHz.

Note: For detailed information about the use of

133 or 166 MHz clocks, refer to the i.MX51

Reference Manual.

Peripheral supply voltage—Stop mode

0.92

0.95

1.275

V

i.MX51A Automotive and Infotainment Applications Processors, Rev. 2

Freescale Semiconductor

17

Preliminary—Subject to Change Without Notice

Share Link: