LC72709E 查看數據表（PDF） - SANYO -> Panasonic
零件编号
产品描述 (功能)
生产厂家
LC72709E Datasheet PDF : 16 Pages
| |||
LC72709E, 72709W
on Post Error Correction Output Data”) concerning data with no errors. Stated simply, this IC does not output data
unnecessarily. For example, the INT signal will not be output for data from a received station that is not broadcasting
multiplexed data. Also, under good reception conditions where there are no errors, there will be no post-vertical
correction output and the INT signal period will be 18 ms.
There are cases where it may become impossible to acquire the data if the microcontroller software includes the data
acquisition conditions required for the LC72700E. For example, this problem may occur if the software was designed to
use only the post-vertical correction output. Since this IC does not output the same data twice and does not output bad
data at all, applications do not need to select from the input data if they simply acquire all data that starts at every INT
signal. (In other words, it can be also said that this IC does not generate any unnecessary interrupt signals.) To set up this
IC to provide the same output format as that of the LC72700E, applications must set bit 5 (INT MODE) in the control
register to 1. Note that this IC is added a control function that causes the IC not to output post-vertical correction data if
the vertical correction operation was not executed. Since this control function is not influenced by the INT MOVE flag,
post-vertical correction output is not provided during error-free reception even if the INT MOVE flag was set. Thus care
is required in application software design.
Methods for Supporting the Different Frame Formats
Applications can handle the A, A’, B, and C frame formats by setting bits 0 (FRAME), 1 (RTIB), and 2 (VEC HALT) in
the control register appropriately. The default values are appropriate for method B. Note that since the IC itself does not
provide any functions for recognizing the frame structure, applications must set these bits using the serial data transfer
function.
METHOD
A
A’
B
C
FRAME (Bit 0)
H
H
L
—
RTB (Bit 1)
H
L
—
—
VEC HALT (Bit 2)
L
L
L
H
No interleaves
A + RTIB (*)
Interleaving
Block data only
(*) RTIB: Real Time Information Blocks
While the VEC HALT flag allows method C to be handled, the information related to the block number and the
information related to frame synchronization in the status output will be invalid.
Invalid status:
CNT1: Bit 5 FIL
CNT1: Bit 3 PRI
CNT1: Bit 2 HEAD
CNT1: Bit 0 RTIB
CNT2:
Frame synchronization information
Parity packet information
Frame head information
RTIB information
Data block number and parity packet number information
No. 5876-13/16
Share Link: 