DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LTC6602IUF 查看數據表(PDF) - Linear Technology

零件编号
产品描述 (功能)
生产厂家
LTC6602IUF Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LTC6602
ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. V+A = V+D = V+IN = 3V, VICM = VOCM = 1.5V, Gain = 0dB, lowpass cutoff =
300kHz, highpass cutoff = 45kHz, internal clocking with RBIAS = 54.9k unless otherwise noted.
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Supply Current,
Shutdown Mode
Sum of the Currents into V+D, V+A, and V+IN; All Supplies Set to 3V
Shutdown Via Serial Interface, Control Bit D1 = 1.
l
170
235
μA
Supply Voltage
PSR
RBIAS Resistor Range
RBIAS Pin Voltage
Clock Frequency Drift
Over Temperature
Clock Frequency Change
Over Supply
V+D, V+A Relative to GND
V+IN Relative to GND
V+D = V+A = V+IN, All from 2.7V to 3.6V
V+D = V+A = 3.0V, V+IN from 4.5V to 5.5V
Clock Frequency Error ≤ ±3%, CLKCNTL = 3V
54.9k < RBIAS < 200k
RBIAS = 54.9k, CLKCNTL Pin Open
V+A, V+D from 2.7V to 3.6V, RBIAS = 54.9k, CLKCNTL Pin Open
l
2.7
l
2.7
3.6
V
5.5
V
l
50
60
dB
l
80
95
dB
l 54.9
200
1.17
V
40
ppm/ºC
l –0.6
0.1
0.6
%/V
Output Clock Duty Cycle
CLKIO Pin High Level
Input Voltage
CLKIO Pin Low Level
Input Voltage
CLKIO Pin Input Current
CLKIO Pin High Level
Output Voltage
CLKIO Pin Low Level
Output Voltage
CLKIO Rise Time
CLKIO Fall Time
SER, MUTE
High Level Input Voltage
SER, MUTE
Low Level Input Voltage
SER, MUTE
Input Current
CLKCNTL High Level
Input Voltage
CLKCNTL Low Level
Input Voltage
CLKCNTL Input Current
RBIAS = 54.9k
CLKCNTL = 0V (Note 6)
CLKCNTL = 0V (Note 6)
CLKCNTL = 0V
CLKIO = 0V (Note 7)
CLKIO = V+D
V+A = V+D = 3V, CLKCNTL = 3V
IOH = –1mA
IOH = –4mA
V+A = V+D = 3V, CLKCNTL = 3V
IOL = 1mA
IOL = 4mA
V+A = V+D = CLKCNTL = 3V, 20%/80%, CLOAD = 5pF
V+A = V+D = CLKCNTL = 3V, 20%/80%, CLOAD = 5pF
Pins 17, 20
Pins 17, 20
Pin 17 or Pin 20 = 0V (Note 7)
Pin 17 or Pin 20 = V+D
Pin 5
Pin 5
CLKCNTL = 0V (Note 7)
CLKCNTL = V+D
l
25
50
75
%
V+D – 0.3
V
0.3
V
l
–1
l
μA
10
μA
2.95
V
2.9
V
0.05
V
0.1
V
0.3
ns
0.3
ns
l V+D – 0.3
V
l
0.3
V
l –10
l
l V+D – 0.5
μA
2
μA
V
0.5
V
l –25
–15
μA
l
15
25
μA
6602fa
5

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]