DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

M2401-BN3T 查看數據表(PDF) - STMicroelectronics

零件编号
产品描述 (功能)
生产厂家
M2401-BN3T Datasheet PDF : 26 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
M24C16, M24C08, M24C04, M24C02, M24C01
Table 19. AC Characteristics (M24Cxx-xx6)
Test conditions specified in Table 11 and Table 5
Symbol
Alt.
Parameter
Min.
Max.
Unit
fC
fSCL Clock Frequency
400
kHz
tCHCL
tHIGH Clock Pulse Width High
600
ns
tCLCH
tLOW Clock Pulse Width Low
1300
ns
tDL1DL2 2
tF
SDA Fall Time
20
300
ns
tDXCX
tSU:DAT Data In Set Up Time
100
ns
tCLDX
tHD:DAT Data In Hold Time
0
ns
tCLQX
tDH
Data Out Hold Time
200
ns
tCLQV 3
tAA Clock Low to Next Data Valid (Access Time)
200
900
ns
tCHDX 1
tSU:STA Start Condition Set Up Time
600
ns
tDLCL
tHD:STA Start Condition Hold Time
600
ns
tCHDH
tSU:STO Stop Condition Set Up Time
600
ns
tDHDL
tBUF Time between Stop Condition and Next Start Condition
1300
ns
tW
tWR
Write Time
5
ms
Note: 1. For a reSTART condition, or following a Write cycle.
2. Sampled only, not 100% tested.
3. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
Table 20. AC Characteristics (M24Cxx-xx3, M24Cxx-W, M24Cxx-L, M24Cxx-S)
Test conditions specified in Table 11 and Table 6 or 7 or 8 or 9
Symbol
Alt.
Parameter
Min.4
Max.4
Unit
fC
fSCL Clock Frequency
400
kHz
tCHCL
tHIGH Clock Pulse Width High
600
ns
tCLCH
tLOW Clock Pulse Width Low
1300
ns
tDL1DL2 2
tF
SDA Fall Time
20
300
ns
tDXCX
tSU:DAT Data In Set Up Time
100
ns
tCLDX
tHD:DAT Data In Hold Time
0
ns
tCLQX
tDH
Data Out Hold Time
200
ns
tCLQV 3
tAA Clock Low to Next Data Valid (Access Time)
200
900
ns
tCHDX 1
tSU:STA Start Condition Set Up Time
600
ns
tDLCL
tHD:STA Start Condition Hold Time
600
ns
tCHDH
tSU:STO Stop Condition Set Up Time
600
ns
tDHDL
tBUF Time between Stop Condition and Next Start Condition
1300
ns
tW
tWR
Write Time
10 or5 5
ms
Note: 1. For a reSTART condition, or following a Write cycle.
2. Sampled only, not 100% tested.
3. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
4. This is preliminary data for M24Cxx-xx3 and M24Cxx-Rxx6
5. 10ms write time is offered on the standard device. 5ms write time is offered on new products bearing the Process Identification letter
“W” on the package, as described in Table 23.
17/26

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]