M24C16-FTW20I/90 查看數據表（PDF） - STMicroelectronics

零件编号

产品描述 (功能)

生产厂家

M24C16-FTW20I/90

16-Kbit serial I2C bus EEPROM

STMicroelectronics 

M24C16-W M24C16-R M24C16-F

Instructions

5.1.3

Minimizing Write delays by polling on ACK

The maximum Write time (tw) is shown in AC characteristics tables in Section 8: DC and AC

parameters, but the typical time is shorter. To make use of this, a polling sequence can be

used by the bus master.

The sequence, as shown in Figure 8, is:

• Initial condition: a Write cycle is in progress.

• Step 1: the bus master issues a Start condition followed by a device select code (the

first byte of the new instruction).

• Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and

the bus master goes back to Step 1. If the device has terminated the internal Write

cycle, it responds with an Ack, indicating that the device is ready to receive the second

part of the instruction (the first byte of this instruction having been sent during Step 1).

Figure 8. Write cycle polling flowchart using ACK

tƌŝƚĞĐLJĐůĞ

ŝŶƉƌŽŐƌĞƐƐ

^ƚĂƌƚĐŽŶĚŝƚŝŽŶ

ĞǀŝĐĞƐĞůĞĐƚ

ǁŝƚŚZtсϬ

)LUVWE\WHRILQVWUXFWLRQ

ZLWK5: DOUHDG\

GHFRGHGE\WKHGHYLFH

EK <

ƌĞƚƵƌŶĞĚ

z^

EĞdžƚ

EK

KƉĞƌĂƚŝŽŶŝƐ

ĂĚĚƌĞƐƐŝŶŐƚŚĞ

ŵĞŵŽƌLJ

ZĞ^ƚĂƌƚ

z^

^ĞŶĚĚĚƌĞƐƐ

ĂŶĚZĞĐĞŝǀĞ<

^ƚŽƉ

EK

z^

6WDUW&RQGLWLRQ

ĂƚĂĨŽƌƚŚĞ

tƌŝƚĞĐƉĞƌĂƚŝŽŶ

ŽŶƚŝŶƵĞƚŚĞ

tƌŝƚĞŽƉĞƌĂƚŝŽŶ

'HYLFHVHOHFW

ZLWK5: 

ŽŶƚŝŶƵĞƚŚĞ

ZĂŶĚŽŵZĞĂĚŽƉĞƌĂƚŝŽŶ

$,H

DocID023494 Rev 6

17/39

38

Share Link: