DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

M41T82(2008) 查看數據表(PDF) - STMicroelectronics

零件编号
产品描述 (功能)
生产厂家
M41T82
(Rev.:2008)
ST-Microelectronics
STMicroelectronics ST-Microelectronics
M41T82 Datasheet PDF : 58 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
M41T82 M41T83
Operation
2.3
Write mode
In this mode the master transmitter transmits to the M41T8x slave receiver. Bus protocol is
shown in Figure 15. Following the START condition and slave address, a logic '0' (R/W = 0)
is placed on the bus and indicates to the addressed device that word address Anwill follow
and is to be written to the on-chip address pointer. The data word to be written to the
memory is strobed in next and the internal address pointer is incremented to the next
address location on the reception of an acknowledge clock. The M41T8x slave receiver will
send an acknowledge clock to the master transmitter after it has received the slave address
see Figure 12 on page 17 and again after it has received the word address and each data
byte.
Figure 15. Write mode sequence
BUS ACTIVITY:
MASTER
SDA LINE
S
WORD
ADDRESS (An)
DATA n
BUS ACTIVITY:
SLAVE
ADDRESS
DATA n+1
DATA n+X P
AI00591
19/58

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]