M48Z08-150PC1 查看數據表（PDF） - STMicroelectronics
零件编号
产品描述 (功能)
生产厂家
M48Z08-150PC1 Datasheet PDF : 18 Pages
| |||
M48Z08, M48Z18
Table 10. Write Mode AC Characteristics
(TA = 0 to 70°C; VCC = 4.75V to 5.5V or 4.5V to 5.5V)
Symbol
Parameter
M48Z08 / M48Z18
-100
Min
Max
tAVAV
Write Cycle Time
100
tAVWL
Address Valid to Write Enable Low
0
tAVEL
Address Valid to Chip Enable Low
0
tWLWH
Write Enable Pulse Width
80
tELEH
Chip Enable Low to Chip Enable High
80
tWHAX
Write Enable High to Address Transition
10
tEHAX
Chip Enable High to Address Transition
10
tDVWH
Input Valid to Write Enable High
50
tDVEH
tWHDX
tE1HDX
tWLQZ (1, 2)
tAVWH
Input Valid to Chip Enable High
Write Enable High to Input Transition
Chip Enable High to Input Transition
Write Enable Low to Output Hi-Z
Address Valid to Write Enable High
30
5
5
50
80
tAVEH
Address Valid to Chip Enable High
80
tWHQX (1, 2)
Write Enable High to Output Transition
10
Notes: 1. CL = 30pF (see Figure 4).
2. If E goes low simultaneously with W going low, the outputs remain in the high impedance state.
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
READ MODE
The M48Z08/18 is in the Read Mode whenever W
(Write Enable) is high and E (Chip Enable) is low.
The device architecture allows ripple-through ac-
cess of data from eight of 65,536 locations in the
static storage array. Thus, the unique address
specified by the 13 Address Inputs defines which
one of the 8,192 bytes of data is to be accessed.
Valid data will be available at the Data I/O pins
within Address Access time (tAVQV) after the last
address input signal is stable, providing that the E
and G access times are also satisfied. If the E and
G access times are not met, valid data will be
available after the latter of the Chip Enable Access
time (tELQV) or Output Enable Access time (tGLQV).
The state of the eight three-state Data I/O signals
is controlled by E and G. If the outputs are activated
before tAVQV, the data lines will be driven to an
indeterminate state until tAVQV. If the Address In-
puts are changed while E and G remain active,
output data will remain valid for Output Data Hold
time (tAXQX) but will go indeterminate until the next
Address Access.
WRITE MODE
The M48Z08/18 is in the Write Mode whenever W
and E are active. The start of a write is referenced
from the latter occurring falling edge of W or E.
A write is terminated by the earlier rising edge of W
or E. The addresses must be held valid throughout
the cycle. E or W must return high for a minimum
of tEHAX from Chip Enable or tWHAX from Write
Enable prior to the initiation of another read or write
cycle. Data-in must be valid tDVWH prior to the end
of write and remain valid for tWHDX afterward. G
should be kept high during write cycles to avoid bus
contention; although, if the output bus has been
activated by a low on E and G, a low on W will
disable the outputs tWLQZ after W falls.
7/18
Share Link: 