MAX522CSA 查看數據表（PDF） - Maxim Integrated

零件编号

产品描述 (功能)

生产厂家

MAX522CSA

Dual, 8-Bit, Voltage-Output Serial DAC in 8-Pin SO Package

Maxim Integrated 

Dual, 8-Bit, Voltage-Output

Serial DAC in 8-Pin SO Package

R

R

R

2R 2R

2R

2R

2R

REF

GND

SHOWN FOR ALL 1s ON DAC

Figure 1. DAC Simplified Circuit Diagram

Table 1. Input Shift Register

B0*

DAC Data Bit 0 (LSB)

B1

DAC Data Bit 1

B2

DAC Data Bit 2

OUT

B3

DAC Data Bit 3

B4

DAC Data Bit 4

B5

DAC Data Bit 5

B6

DAC Data Bit 6

B7

DAC Data Bit 7 (MSB)

LA

Load Reg DAC A, Active High

LB

Load Reg DAC B, Active High

UB4

Uncommitted Bit 4

SA

Shut Down DAC A, Active High

SB

Shut Down DAC B, Active High

UB3

Uncommitted Bit 3

UB2

Uncommitted Bit 2

UB1**

Uncommitted Bit 1

**Clocked in last.

**Clocked in first.

An

active-low

chip

select

(C–—S–)

Serial Interface

enables the shift register

to receive data from the serial data input. Data is

clocked into the shift register on every rising edge of

the serial clock signal (SCLK). The clock frequency can

be as high as 5MHz.

Dbiat twaoisrds.eTnhteMwSrBitefircsytcalendcacnanbbeesetrgamnsemntiteteddwihneonnC–e—S–16is-

kept active (low) to allow, for example, two 8-bit-wide

trreagnisstfeerr,st.hAeftreisrincgloecdkginegoaf lC–l—S–16upbditasteinsttohethDeAinCpouut tpshuitfst

and the shutdown status. Because of their single

buffered structure, DACs cannot be simultaneously

updated to different digital values.

Serial-Input Data Format and Control Codes

Table 2 lists the serial-input data format. The 16-bit

input word consists of an 8-bit control byte and an 8-bit

data byte. The 8-bit control byte is not decoded inter-

nally. Every control bit performs one function. Data is

clocked in starting with UB1 (Uncommitted Bit), fol-

lowed by the remaining control bits and the data byte.

The LSB of the data byte (B0) is the last bit clocked into

the shift register (Figure 2).

Table 3 is an example of a 16-bit input word. It per-

forms the following functions:

• 80hex (128 decimal) loaded into DAC registers

A and B.

• DAC A and DAC B are active.

8 _______________________________________________________________________________________

Share Link: