DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MCF51EM128 查看數據表(PDF) - Freescale Semiconductor

零件编号
产品描述 (功能)
生产厂家
MCF51EM128
Freescale
Freescale Semiconductor Freescale
MCF51EM128 Datasheet PDF : 54 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MCF51EM256 Series Configurations
Table 2. MCF51EM256 Series Functional Units (continued)
Unit
Function
SCI1, SCI2, SCI3(serial communications Serial communications UARTs capable of supporting RS-232 and LIN
interfaces)
protocols
SIM (system integration unit)
SPI1 (FIFO), SPI2, SPI3 (serial peripheral SPI1 has full-complementary drive outputs. SPI2 may be configured
interfaces)
with full-complementary drive output via LCD control registers. SPI3
has open drain outputs on SCLK and (MISO or MOSI). These coupled
with off-chip pull-up resistors, allow interface to an external 5 V SPI.
TPM (Timer/PWM Module)
Timer/PWM module can be used for a variety of generic timer
operations as well as pulse-width modulation
VREG (voltage regulator)
Controls power management across the device
XOSC1 and XOSC2 (crystal oscillators)
These devices incorporate redundant crystal oscillators in separate
power domains.One is intended primarily for use by the IRTC, and the
other by the CPU and other peripherals.
1.3.1 Feature List
• 32-bit ColdFire V1 central processor unit (CPU)
— Up to 50.33 MHz ColdFire CPU from 3.6 V to 2.5 V and 20 MHz CPU at 2.5 V to 1.8 V across
temperature range of –40 °C to 85 °C
— ColdFire instruction set revision C (ISA_C) plus MAC
— 32-bit multiply and accumulate (MAC) optimized for 16×16±32 operations; supports signed or
unsigned integer or signed fractional inputs
• On-chip memory
— MCF51EM256/128 series support two independent flash arrays; read/program/erase over full
operating voltage and temperature; allows interrupt processing while programming for robust
program updates
— Random-access memory (RAM)
— Security circuitry to prevent unathorized access to RAM and Flash contents
• Power-saving modes
— Two ultra-low power stop modes
— New low-power run and low-power wait modes
— Reduced power wait mode
— Peripheral clock enable register can disable clocks to unused modules, thereby reducing
currents
— Ultra-low power independent real time clock with calendar features (IRTC); runs in all MCU
modes; external clock source with trim capabilities; independent voltage source runs IRTC
when MCU is powered-down; tamper detection and indicator; battery monitor output to ADC;
unaffected by MCU resets
— Ultra-low power external oscillator that can be used in stop modes to provide accurate clock
source to IRTC, ICS and LCD
MCF51EM256 Series ColdFire Microcontroller Data Sheet, Rev.2
Freescale Semiconductor
Preliminary—Subject to Change Without Notice
7

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]