MCF5270 查看數據表（PDF） - Freescale Semiconductor

零件编号

产品描述 (功能)

生产厂家

MCF5270

MCF5271 Integrated Microprocessor Hardware Specification

Freescale Semiconductor 

Modes of Operation

Table 2. MCF5270 and MCF5271 Signal Information and Muxing (continued)

Signal Name

GPIO

Alternate 1 Alternate 2 Dir.1

MCF5270

MCF5271

160 QFP

MCF5270

MCF5271

196 MAPBGA

PST[3:0]

—

—

—

O

77:74

M11, N11, P11,

L10

Test

TEST

—

—

—

I

19

F5

PLL_TEST

—

—

—

I

—

Power Supplies

VDDPLL

—

—

—

I

87

M13

VSSPLL

—

—

—

I

84

L14

OVDD

—

—

—

I 1, 18, 32, 41, 55, E5, E7, E10, F7,

69, 81, 94, 105, F9, G6, G8, H7,

114, 128, 138, H8, H9, J6, J8,

145

J10, K5, K6, K8

VSS

—

—

—

I 17, 31, 40, 54, A1, A14, E6, E9,

67, 80, 88, 93, F6, F8, F10, G7,

104, 113, 127, G9, H6, J5, J7,

137, 144, 160 J9, K7, P1, P14

VDD

—

—

—

I 16, 53, 103 D6, F11, G4, L4

NOTES:

1 Refers to pin’s primary function. All pins which are configurable for GPIO have a pullup enabled

in GPIO mode with the exception of PBUSCTL[7], PBUSCTL[4:0], PADDR, PBS, PSDRAM.

2 If JTAG_EN is asserted, these pins default to Alternate 1 (JTAG) functionality. The GPIO

module is not responsible for assigning these pins.

5 Modes of Operation

5.1 Chip Configuration Mode—Device

Operating Options

• Chip operating mode:

— Master mode

• Boot device/size:

— External device boot

– 32-bit

– 16-bit (Default)

– 8-bit

• Output pad strength:

MCF5271 Integrated Microprocessor Hardware Specification, Rev. 1.2

16

Freescale Semiconductor

Share Link: