PCA9539D 查看數據表（PDF） - Philips Electronics
零件编号
产品描述 (功能)
生产厂家
PCA9539D Datasheet PDF : 21 Pages
| |||
Philips Semiconductors
16-bit I2C and SMBus, low power I/O port with interrupt
Product data sheet
PCA9539
AC CHARACTERISTICS
SYMBOL
PARAMETER
fSCL
Operating frequency
tBUF
Bus free time between STOP and START conditions
tHD;STA Hold time after (repeated) START condition
tSU;STA Repeated START condition setup time
tSU;STO Set-up time for STOP condition
tVD;ACK Valid time of ACK condition2
tHD;DAT
tVD;DAT
Data in hold time
Data out valid time3
tSU;DAT Data set-up time
tLOW
Clock LOW period
tHIGH Clock HIGH period
tF
Clock/Data fall time
tR
Clock/Data rise time
tSP
Pulse width of spikes that must be suppressed by the input filters
Port Timing
STANDARD MODE
I2C-bus
MIN
MAX
0
100
4.7
—
4.0
—
4.7
—
4.0
—
0.3
3.45
0
—
300
—
250
—
4.7
—
4.0
—
—
300
—
1000
—
50
FAST MODE
I2C-bus
MIN
MAX
0
400
1.3
—
0.6
—
0.6
—
0.6
—
0.1
0.9
0
—
50
—
100
—
1.3
—
0.6
—
20 + 0.1Cb 1 300
20 + 0.1Cb 1 300
—
50
tPV
Output data valid
tPS
Input data set-up time
tPH
Input data hold time
Interrupt Timing
—
200
—
200
150
—
150
—
1
—
1
—
tIV
tIR
RESET
Interrupt valid
Interrupt reset
—
4
—
4
—
4
—
4
tW
tREC
tRESET5,6
Reset pulse width
Reset recovery time
Time to reset
4
—
4
—
0
—
0
—
400
—
400
—
NOTES:
1. Cb = total capacitance of one bus line in pF.
2. tVD;ACK = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.
3. tVD;DAT = minimum time for SDA data out to be valid following SCL LOW.
4. tPV measured from 0.7VDD on SCL to 50% I/O output.
5. Resetting the device while actively communicating on the bus may cause glitches or errant STOP conditions.
6. Upon reset, the full delay will be the sum of tRESET and the RC time constant of the SDA bus.
UNITS
kHz
µs
µs
µs
µs
µs
ns
ns
ns
µs
µs
ns
ns
ns
ns
ns
µs
µs
µs
ns
ns
ns
SDA
tF
SCL
S
tLOW
tR
tSU;DAT
tF
tHD;STA
tHD;STA
tHD;DAT tHIGH
tSU;STA
SR
Figure 14. Definition of timing
tSP
tR
tBUF
tSU;STD
P
S
SU01469
2004 Sep 30
14
Share Link: 