S2R72V27B08 查看數據表（PDF） - Seiko Epson Corp
零件编号
产品描述 (功能)
生产厂家
S2R72V27B08 Datasheet PDF : 41 Pages
| |||
6. Terminal Functions
CPU I/F
QFP
Pin
6
54
23
25
24
22
21
26
27
7
8
9
10
11
14
15
16
17
28
29
30
34
35
36
37
38
39
43
44
47
48
49
50
51
BGA8
Ball
Name
D1 XRESET
D9 CLKIN
H4 XRD
H3
XWRL
(XWR)
J3
XWRH
(XBEH)
G4 XCS
H2 XINT
J4 XDREQ
G5 XDACK
C4 XBEL
C5 CA1
E1 CA2
D3 CA3
E3 CA4
F2 CA5
G2 CA6
G1 CA7
F3 CA8
G6 CD0
H5 CD1
J5 CD2
J6 CD3
G7 CD4
J7 CD5
H7 CD6
F7 CD7
G8 CD8
F8 CD9
G9 CD10
F9 CD11
D7 CD12
E8 CD13
E9 CD14
D8 CD15
I/O
IN
IN
IN
IN
IN
IN
OUT
OUT
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
RESET
Terminal
type
Bus Mode ⇒
-
Schmitt
-
-
-
-
Terminal description
Strobe Mode
Reset signal
External clock input
Read/strobe
BE Mode
-
-
Write/strobe (lower) Write/strobe
-
-
High
High
-
-
-
-
-
-
-
-
-
-
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
-
Schmitt
2mA
(Tri-state)
2mA
-
-
-
-
-
-
-
-
-
-
2mA
2mA
2mA
2mA
2mA
2mA
2mA
2mA
2mA
2mA
2mA
2mA
2mA
2mA
2mA
2mA
Write/strobe
(upper)
Chip select signal
High-byte enable
Interrupt output signal
DMA request
DMA acknowledge
Set to High or
Low
Low-byte enable
CPU bus address
CPU data bus
The XINT terminal can be set to 1/0 or Hi-Z/0 mode, depending on register settings. Note, however, that it cannot be
pulled up with a voltage exceeding the rated value even in Hi-Z/0 mode, since it is not an open drain.
The clock inputs from the crystal oscillator and CLKIN for XI and XO are used exclusively by the register settings. Fix
CLKIN at Low when using XI and XO.
PD: Pull Down
16
EPSON
S2R72V27 Data Sheet (Rev. 1.00)
Share Link: 