DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SPCA701A 查看數據表(PDF) - Unspecified

零件编号
产品描述 (功能)
生产厂家
SPCA701A Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Preliminary
SPCA701A
Mnemonic
CVBSC
VBIAS
VDD
DGND
VAA
AGND
PIN No.
11
10
31
30
7
3,12
Type
Description
directly to GND.
O Composite/Chroma output. This is a high impedance current source
Output. The output format can be selected by the PAL pin. The pin
can drive a 37.5 load. If unused, this pin must be connected directly
to GND.
- DAC bias voltage. Potential normally 0.7V less than COMP.
- Digital power pin
- Digital ground pin
- Analog power pin
- Analog ground pin
MODE SELECTION
Master mode is selected when MASTER = 1; slave mode is selected when MASTER = 0. Two pins, MODE
[3:2], drive three different configuration registers. The most common operating modes can be selected with
these pins while in master mode. In slave mode, the common operating modes are automatically determined
from the timing of the incoming HSYNC* and VSYNC* signals.
NOTE: The term “common operating mode” refers to North American NTSC and Western European PAL Table
2 illustrates the multi-functionality of the mode pins during master and slave mode. To access the more
exotic video formats, slave mode is preferred since the necessary registers are always accessible. If
master mode is needed, the less common modes can still be programmed by first registering the modes
as a slave, and then switching to a master. During power-up, the MODE [3:2] pins configure the master
registers; i.e., EFIELD, PAL625, are written. Also, during power-up, the slave registers are reset to zero,
i.e., YCSWAP.
Table 2. Mode Selection
The MASTER pin
0
1
PIN Description
MODE[3]
MODE[2]
YCSWAP
---
EFIELD
PAL625
MODE[1]
---
---
MODE[0]
---
---
Sunplus Technology Co., Ltd.
3
Rev.: 0.2 1999.12.07

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]