µPD3798
INPUT PIN CAPACITANCE (TA = +25 °C, VOD = 12 V)
Parameter
Symbol Pin name Pin No. MIN. TYP. MAX. Unit
Shift register clock pin capacitance 1
Cφ1
φ1
9
400
pF
24
400
pF
Shift register clock pin capacitance 2
Cφ2
φ2
8
400
pF
25
400
pF
Reset gate clock pin capacitance
CφRB
φRB
3
15
pF
Reset feed-through level clamp clock pin capacitance CφCLB
φCLB
4
15
pF
Transfer gate clock pin capacitance
CφTG
φTG1
23
100
pF
φTG2
22
100
pF
φTG3
10
100
pF
Remark Pins 9 and 24 (φ1), 8 and 25 (φ2) are each connected inside of the device.
DATA SHEET S14314EJ1V0DS00
7