W77E516 查看數據表（PDF） - Winbond
零件编号
产品描述 (功能)
生产厂家
W77E516 Datasheet PDF : 85 Pages
| |||
Preliminary W77E516
Continued
MXT freq. (Hz)
22.6M − 25M
25.1M − 27.5M
27.6M − 30M
30.1M − 32.5M
32.6M − 35M
35.1M − 37.5M
37.6M − 40M
ETM3
1
1
1
1
1
1
1
ETM2
0
0
0
1
1
1
1
ETM1
0
1
1
0
0
1
1
EMT0
1
0
1
0
1
0
1
BUSY: CPU returns busy status. CPU will set this bit after write NVM bytes and clear it after
finished writing action. User can not read or write NVMDAT register while this bit is H
state. This bit is read only.
NVM Data Buffer
Bit:
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
Mnemonic: NVMDAT
Address: CFh
NVMDAT[7:0]: Each NVM byte is read/write content via this register. CPU will decode DCID5:0 bits
to address specific NVM byte. User must set EWR bit before write to these NVM
bytes. If user set lock bit of security register by external programmer, 64 bytes NVM
will be protected.
Program Status Word
Bit:
7
6
5
4
3
2
1
0
CY
AC
F0
RS1 RS0 OV
F1
P
Mnemonic: PSW
Address: D0h
CY: Carry flag: Set for an arithmetic operation which results in a carry being generated from the
ALU. It is also used as the accumulator for the bit operations.
AC: Auxiliary carry: Set when the previous operation resulted in a carry from the high order nibble.
F0: User flag 0: General purpose flag that can be set or cleared by the user.
RS.1 − 0: Register bank select bits:
RS1 RS0
0
0
0
1
1
0
1
1
Register bank
0
1
2
3
Address
00-07h
08-0Fh
10-17h
18-1Fh
- 31 -
Publication Release Date: August 16, 2002
Revision A1
Share Link: 