DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX17030GTL-T 查看數據表(PDF) - Maxim Integrated

零件编号
产品描述 (功能)
生产厂家
MAX17030GTL-T
MaximIC
Maxim Integrated MaximIC
MAX17030GTL-T Datasheet PDF : 40 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
1/2/3-Phase Quick-PWM
IMVP-6.5 VID Controllers
Pin Description (continued)
PIN
NAME
FUNCTION
Output of the Voltage-Positioning Transconductance Amplifier. Connect a resistor RFBAC between
FBAC and the positive side of the feedback remote sense to set the transient (AC) droop based on
the stability, load-transient response, and voltage-positioning gain requirements:
RFBAC = RDROOP,AC/[RSENSE x Gm(FBAC)]
where RDROOP,AC is the transient (AC) voltage-positioning slope that provides an acceptable
tradeoff between stability and load-transient response, Gm(FBAC) = 400μS typ, and RSENSE is the
9
FBAC effective current-sense resistance that is used to provide the (CSP_, CSN_) current-sense voltages.
A minimum RDROOP,AC value is required for stability, but if there are no ceramic output capacitors
used, then the minimum requirement applies to RESR + RDROOP,AC, where RESR is the effective
ESR of the output capacitors.
If lossless sensing (inductor DCR sensing) is used, use a thermistor-resistor network to minimize
the temperature dependence of the voltage-positioning slope.
FBAC is high impedance in shutdown.
Feedback Remote-Sense Input, Negative Side. Normally connected to GND directly at the load.
10
GNDS GNDS internally connects to a transconductance amplifier that fine tunes the output voltage
compensating for voltage drops from the regulator ground to the load ground.
Negative Input of the Output Current Sense of Phase 2. This pin should be connected to the
11
CSN2 negative side of the output current-sensing resistor or the filtering capacitor if the DC resistance of
the output inductor is utilized for current sensing.
Positive Input of the Output Current Sense of Phase 2. This pin should be connected to the positive
12
CSP2
side of the output current-sensing resistor or the filtering capacitor if the DC resistance of the output
inductor is utilized for current sensing.
To disable phase 2, connect CSP2 to VCC and CSN2 to GND.
Shutdown Control Input. Connect to VCC for normal operation. Connect to ground to put the IC into
the 1μA (max at TA = +25°C) shutdown state. During startup, the output voltage is ramped up at 1/4
the slew rate set by the TIME resistor to the boot voltage or to the target voltage.
13
SHDN During the transition from normal operation to shutdown, the output voltage is ramped down at 1/4
the slew rate set by the TIME resistor. Forcing SHDN to 11V~13V to enter no-fault test mode clears
the fault latches, disables transient phase overlap, and turns off the internal BST_-to-VDD switches.
However, internal diodes still exist between BST_ and VDD in this state.
Deeper Sleep VR Control Input. This low-voltage logic input indicates power usage and sets the
operating mode together with PSI as shown in the truth table below. When DPRSLPVR is forced high, the
controller is immediately set to 1-phase automatic pulse-skipping mode. The controller returns to forced-
PWM mode when DPRSLPVR is forced low and the output is in regulation. The PWRGD upper threshold
is blanked during any downward output-voltage transition that happens when the controller is in skip
mode, and stays blanked until the slew-rate-controlled internal-transition-related PWRGD blanking period
is complete and the output reaches regulation. During this blanking period, the overvoltage fault
threshold is changed from a tracking [VID + 300mV] threshold to a fixed 1.5V threshold.
14
DPRSLPVR The controller is in N-phase skip mode during startup including boot mode, but is in N-phase
forced-PWM mode during the transition from boot mode to VID mode, during soft-shutdown,
irrespective of the DPRSLPVR and PSI logic levels. However, if phases 2 and 3 are disabled by
connecting CSP2, CSP3 to VCC, then only phase 1 is active in the above modes.
DPRSLPVR PSI
MODE
1
X Very low current (1-phase skip)
0
0 Intermediate power potential (N-1-phase PWM)
0
1 Max power potential (full-phase PWM: N-phase or 1 phase as set by user
at CSP2, CSP3)
______________________________________________________________________________________ 13

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]