CBT3244A(2005) 查看數據表（PDF） - NXP Semiconductors.
零件编号
产品描述 (功能)
生产厂家
CBT3244A Datasheet PDF : 18 Pages
| |||
Philips Semiconductors
CBT3244A
Octal bus switch with quad output enables
9. Static characteristics
Table 6: Static characteristics
Tamb = −40 °C to +85 °C
Symbol Parameter
VIK
input clamping voltage
ILI
input leakage current
ICC
quiescent supply current
∆ICC [2]
Ci
Cio
Ron [3]
additional quiescent supply current
(per input)
input capacitance (control pins)
input/output capacitance
ON-state resistance
Conditions
VCC = 4.5 V; II = −18 mA
VCC = 5.5 V; VI = GND or 5.5 V
VCC = 5.5 V; IO = 0 mA;
VI = VCC or GND
VCC = 5.5 V; one input at 3.4 V,
other inputs at VCC or GND
VI = 3 V or 0 V; nOE = VCC
nOE = VCC = 5.0 V
VCC = 4.5 V; VI = 0 V; II = 64 mA
VCC = 4.5 V; VI = 0 V; II = 30 mA
VCC = 4.5 V; VI = 2.4 V; II = 15 mA
Min Typ [1] Max Unit
-
-
−1.2 V
-
-
±1
µA
-
1
3
µA
-
-
2.5
mA
-
3
-
pF
-
3
-
pF
-
4
7
Ω
-
4
7
Ω
-
8
15
Ω
[1] All typical values are at VCC = 5 V; Tamb = 25 °C.
[2] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.
[3] Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. ON-state resistance is
determined by the lowest voltage of the two (A or B) terminals.
10. Dynamic characteristics
Table 7: Dynamic characteristics
Tamb = −40 °C to +85 °C; VCC = 5.0 V ± 0.5 V; GND = 0 V; CL = 50 pF; unless otherwise specified.
Symbol Parameter
Conditions
Min
Typ
Max
Unit
tPD
propagation delay [1]
from nAn input to nBn output, or
from nBn input to nAn output
-
-
0.25
ns
ten
enable time [2]
from nOE input to nAn or nBn output
1.0
-
5.6
ns
tdis
disable time [3]
from nOE input to nAn or nBn output
1.0
-
6.0
ns
[1] This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical ON-state
resistance of the switch and a load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance).
[2] Output enable time to HIGH and LOW level.
[3] Output disable time from HIGH and LOW level.
9397 750 13362
Product data sheet
Rev. 02 — 15 September 2005
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
6 of 18
Share Link: 