DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AT88SC102 查看數據表(PDF) - Unspecified

零件编号
产品描述 (功能)
生产厂家
AT88SC102 Datasheet PDF : 26 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Table 12-1. Device Functional Operation (Continued)
Name
Functional Operation Sequence
WRITE
A WRITE operation sets the bit(s) to a logic “0”
OPERATION:
CLK = “0”
PGM “0” “1” (I/O switches to an input)
I/O = “0” (input = “0” for write operation)
CLK “0”“1” (rising edge of CLK starts the write operation)
PGM “1”“0”
I/O “0”“Z” (high-impedance)
Wait tCHP (see “AC Electrical Characteristics”)
CLK “1”“0” (falling edge of CLK ends the WRITE operation)
Note: The falling edge of CLK that ends the write operation does not increment the address counter.
FUNCTION:
Non-application Zones:
The write operation is inhibited for addresses where security prevents a write operation (see Tables 1 and 2).
Application Zones:
The Application Zones can be written when:
Security Level 1: SV = “1”
Security Level 2: SV = “1”and P1 = “1” for AZ1. SV = “1” and P2 = “1” for AZ2
ERASE
Operation
Sequence
CLK = “0”
PGM “0” “1” (I/O switches to an input)
I/O = “1” (input = “1” for erase operation)
CLK “0” “1” (rising edge of CLK starts the erase operation)
PGM “1” “0”
I/O “1” “Z” (high-impedance)
Wait tCHP (see “AC Electrical Characteristics”)
CLK “1” “0” (falling edge of CLK ends the erase operation)
Note: The falling edge of CLK that ends the erase operation does not increment the address counter.
ERASE
(Non-
Application
Zones)
An erase operation sets the bits to logic “1”. The EEPROM memory is organized into 16 bit words. Although erases
are performed on single bits, the erase operation clears an entire word in the memory (except for the application
zones in Security Level 2). Therefore, performing an erase on any bit in the word will clear all 16 bits of that word to
logic “1”.
OPERATION:
Perform “Erase Operation Sequence” as specified above.
FUNCTION:
The erase operation is inhibited for addresses where security prevents an erase operation (see Tables 1 and 2.)
ERASE
(Application
Zones)
Security Level 1
Security level 1: (Issuer Fuse = “1” and FUS pin = “0”)
The Application Zone can only be erased when SV = “1”.
OPERATION:
Increment address counter to any bit within AZ1 or AZ2. Perform “Erase Operation Sequence” as specified above.
FUNCTION:
This operation will erase the entire 16-bit word containing the bit.
14 AT88SC102
1419C–SMEM–6/08

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]