CY7C1061DV18-15BV1XI 查看數據表（PDF） - Cypress Semiconductor
零件编号
产品描述 (功能)
生产厂家
CY7C1061DV18-15BV1XI Datasheet PDF : 18 Pages
| |||
CY7C1061DV18
Switching Waveforms
Figure 5. Read Cycle No. 1 [14, 15]
tRC
ADDRESS
DATA I/O
tAA
tOHA
PREVIOUS DATA VALID
DATA OUT VALID
ADDRESS
CE1
CE2
OE
BHE, BLE
DATA I/O
VCC
SUPPLY
CURRENT
Figure 6. Read Cycle No. 2 (OE Controlled) [16, 17]
tRC
tACE
tDOE
tLZOE
tDBE
tLZBE
HIGH IMPEDANCE
tLZCE
tPU
50%
tHZOE
DATA OUT VALID
tHZCE
tHZBE
HIGH
IMPEDANCE
tPD
50%
IICCCC
ISB
Notes
14. Full device operation requires linear VCC ramp from VDR to VCC(min) > 100 s or stable at VCC(min) > 100 s.
15. Device is continuously selected. OE, CE, BHE and/or BHE = VIL. CE2 = VIH.
16. WE is HIGH for Read cycle.
17. Address valid prior to or coincident with CE1 transition LOW and CE2 transition HIGH.
Document Number: 001-08350 Rev. *I
Page 9 of 18
Share Link: 