DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LC72134M 查看數據表(PDF) - SANYO -> Panasonic

零件编号
产品描述 (功能)
生产厂家
LC72134M Datasheet PDF : 27 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Continued from preceding page.
Parameter
Output low-level voltage
Input high-level current
Input low-level current
Output off leakage current
High-level 3-state off leakage current
Low-level 3-state off leakage current
Input capacitance
Current drain
LC72134M
Symbol
Conditions
VOL1
VOL2
VOL3
VOL4
VOL5
IIH1
IIH2
IIH3
IIH4
IIH5
IIH6
IIH7
IIL1
IIL2
IIL3
IIL4
IIL5
IIL6
IIL7
IOFF1
IOFF2
IOFFH
IOFFL
CIN
IDD1
IDD2
IDD3
IDD4
PDa, PDb: IO = 1 mA
BO1: IO = 0.5 mA
BO1: IO = 1 mA
DO: IO = 1 mA
DO: IO = 5 mA
BO2 to BO4, IO2: IO = 1 mA
BO2 to BO4, IO2: IO = 5 mA
BO2 to BO4, IO2: IO = 8 mA
AOUTa, AOUTb: IO = 1 mA, AIN = 1.3 V
CE, DI, CL: VI = 6.5 V
IFIN2/I1: VI = VDD, L/I1 = 0
IO2: VI = 13 V
XIN: VI = VDD
FMINa, FMINb, AMIN: VI = VDD
IFIN1, IFIN2/I1: VI = VDD
AINa, AINb: VI = 6.5 V
CE, DI, CL: VI = 0 V
IFIN2/I1: VI = 0 V, L/I1 = 0
IO2: VI = 0 V
XIN: VI = 0 V
FMINa, FMINb, AMIN: VI = 0 V
IFIN1, IFIN2/I1: VI = 0 V
AINa, AINb: VI = 0 V
BO1 to BO4, AOUTa, AOUTb, IO2: VO = 13 V
DO: VO = 6.5 V
PDa, PDb: VO = VDD
PDa, PDb: VO = 0 V
FMINa, FMINb
VDD: Crystal = 7.2 MHz, fIN2 = 130 MHz
(FMINa operating), VIN2 = 40 mV rms
VDD: Crystal = 7.2 MHz, fIN2 = 130 MHz
(FMINa and FMINb operating),
VIN2 = 40 mV rms
VDD: PLL block stopped (PLL INHIBIT mode)
Crystal oscillator operating
(crystal frequency: 7.2 MHz)
VDD: PLL block stopped, crystal oscillator
stopped
min
2.0
4.0
8.0
2.0
4.0
8.0
Ratings
typ
0.01
0.01
6
5
8
0.5
Unit
max
1.0
V
0.5
V
1.0
V
0.2
V
1.0
V
0.2
V
1.0
V
1.6
V
0.5
V
5.0
µA
5.0
µA
5.0
µA
11
µA
22
µA
44
µA
200
nA
5.0
µA
5.0
µA
5.0
µA
11
µA
22
µA
44
µA
200
nA
5.0
µA
5.0
µA
200
nA
200
nA
pF
10 mA
16 mA
mA
10
µA
Pin Descriptions
Pin Pin No.
Type
XIN
XOUT
1
Xtal
24
Function
• Crystal oscillator element connections (4.5 or 7.2 MHz)
Equivalent circuit
• FMINa is selected when DVS in the serial data is set to 1.
FMINa
18
Main PLL
local oscillator
signal input
• Input frequency: 10 to 160 MHz
• The signal is passed through an internal divide-by-two prescaler and then input to
the swallow counter.
• The divisor can be set to a value in the range 272 to 65535. Since the internal
divide-by-two prescaler is used, the actual divisor will be twice the set value.
Continued on next page.
No. 5814-5/27

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]