DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MF007M5-03ATXX 查看數據表(PDF) - Mitsumi

零件编号
产品描述 (功能)
生产厂家
MF007M5-03ATXX Datasheet PDF : 29 Pages
First Prev 21 22 23 24 25 26 27 28 29
MITSUBISHI STORAGE CARD
ATA PC CARDS
I/O READ (INPUT) TIMING
Limit
Symbol
Parameter
Min
Max
Unit
td(IORD)
Data Delay after IORD#
100
ns
th(IORD)
Data Hold following IORD#
0
ns
twIORD
IORD# Width Time
165
ns
tsu A(IORD)
Address Setup before IORD#
70
ns
th A(IORD)
Address Hold following IORD#
20
ns
tsu CE(IORD)
CE# Setup before IORD#
5
ns
th CE(IORD)
CE# Hold following IORD#
20
ns
tsu REG(IORD)
REG# Setup before IORD#
5
ns
th REG(IORD)
REG# Hold following IORD#
0
ns
tdf INPACK(IORD) INPACK# Delay Falling from IORD#
0
45
ns
tdr INPACK(IORD) INPACK# Delay Rising from IORD#
45
ns
tdf IOIS16(ADR)
IOIS16# Delay Falling from Address
35
ns
tdr IOIS16(ADR)
IOIS16# Delay Rising from Address
35
ns
tdf WT(IORD)
WAIT# Delay Falling from IORD#
35
ns
tdr(WT)
Data Delay from WAIT# Rising
0
ns
tw(WT)
WAIT# Width Time
350
ns
The maximum load on WAIT#, INPACK# and IOIS16# are 1 LSTTL with 50 pF total load.
I/O WRITE (OUTPUT) TIMING
Limit
Symbol
Parameter
Min
Max
Unit
td(IOWR)
th(IOWR)
twIOWR
tsu A((IOWR)
th A((IOWR)
tsu CE((IOWR)
th CE((IOWR)
tsu REG(IOWR)
th REG((IOWR)
tdf IOIS16(ADR)
rdr IOIS16(ADR)
tdf WT(IOWR)
tw(WT)
tdr IOWR(WT)
Data Setup before IOWR#
Data Hold following IOWR#
IOWR# Width Time
Address Setup before IOWR#
Address Hold following IOWR#
CE# Setup before IOWR#
CE# Hold following IOWR#
REG# Setup before IOWR#
REG# Hold following IOWR#
IOIS16# Delay Falling from Address
IOIS16# Delay Rising from Address
WAIT# Delay Falling from IOWR#
WAIT# Width Time
IOWR# high from WAIT# High
60
ns
30
ns
165
ns
70
ns
20
ns
5
ns
20
ns
5
ns
0
ns
35
ns
35
ns
35
ns
350
ns
0
ns
The maximum load on WAIT#, INPACK# and IOIS16# are 1 LSTTL with 50 pF total load.
MITSUBISHI
ELECTRIC
26
1997.Nov. Rev. 1.2

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]