MB84VD2008 查看數據表（PDF） - Fujitsu

零件编号

产品描述 (功能)

生产厂家

MB84VD2008

8M (× 16) FLASH MEMORY & 2M (× 16) STATIC RAM

Fujitsu 

MB84VD2008-10/MB84VD2009-10

• Write Cycle (WE control) (Flash)

ADDRESSES

3rd Bus Cycle

555H

PA

tWC

tAS

tAH

CEf

OE

WE

DQ

tCS

tCH

tGHWL

tWP tWPH

tDS

A0H

tDH

PD

Data Polling

PA

tWHWH1

DQ7 DOUT

tRC

tCO

tFOE

tOH

DOUT

Notes: 1. PA is address of the memory location to be programmed.

2. PD is data to be programmed at byte address.

3. DQ7 is the output of the complement of the data written to the device.

4. DOUT is the output of the data written to the device.

5. Figure indicates last two bus cycles out of four bus cycle sequence

6. These waveforms are for the x16 mode. The addresses differ from x8 mode.

15

Share Link: